Trends in semiconductor memories

IEEE Micro

Volumn 17, Issue 6, 1997, Pages 10-17

  Katayama, Yasunao ^a,b,c,d  

^a IBM RESEARCH   (United States)

^b UNIVERSITY OF TOKYO   (Japan)

^c PRINCETON UNIVERSITY   (United States)

^d IEEE   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL STORAGE; SEMICONDUCTOR STORAGE;

DRAM; DYNAMIC RANDOM ACCESS MEMORY;

RANDOM ACCESS STORAGE;

EID: 0031270791     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.641592     Document Type: Review

References (23)

1. J.P. Eckert Jr., "A Survey of Digital Computer Memory Systems," Proc. IEEE, Vol. 85, No. 1, Jan. 1997, pp. 184-197. (Originally in Proc. Inst. Radio Engineers, Vol. 41, Oct. 1953, pp. 1393).
2. J.P. Eckert Jr., "A Survey of Digital Computer Memory Systems," Proc. IEEE, Vol. 85, No. 1, Jan. 1997, pp. 184-197. (Originally in Proc. Inst. Radio Engineers, Vol. 41, Oct. 1953, pp. 1393).
3. E.W. Pugh et al., "Solid State Memory Development in IBM," IBM J. Research and Development, Vol. 25, No. 5, Sept. 1981, pp. 585-602.
4. R. Dennard, Field-Effect Transistor Memory, US Patent 3387286, 1968.
5. R. Dennard, "Evolution of the MOSFET Dynamic RAM - A Personal View," IEEE Electron Devices, No. 11, Nov. 1984, pp. 364-369.
6. C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, Mass, 1979.
7. N.C.-C. Lu et al., "A 22-ns 1-Mbit CMOS High Speed DRAM with Address Multiplexing," IEEE J. Solid-State Circuits, Vol. 24, Oct. 1989, pp. 1198-1205.
8. Y. Takai et al., "A 23-ns 1-Mb BiCMOS DRAM," IEEE J. Solid-State Circuits, Vol. 25, Oct. 1990, pp. 1102-1111.
9. D. Burskey, "Combination DRAM-SRAM Removes Secondary Cache," Electronic Design, Jan. 23, 1992, pp. 39-43; http://www.edram.com/.
10. K. Dosaka et al., "A 100-MHz 4-Mb Cache DRAM with Fast Copyback Scheme," IEEE J. Solid-State Circuits, Nov. 1992, pp. 1534-1539.
11. MoSys Inc., http://www.mosys.com/.
12. N. Kushiyama et al., "500 Mbyte/s Data-Rate 512 Kbits × 9 DRAM Using Novel I/O Interface," Dig. Tech. Papers, 1992 Symp. VLSI Circuit, June 1992, pp. 66-67; http://www.rambus. com/.
13. D. Burskey, "Dual-Port DRAM Accelerates Windows," Electronic Design, Nov. 1, 1993, pp. 43-48; http://www.sec.samsung.com/Products/dram/.
14. K. Inoue et al., "A 10Mb 3D Frame Buffer Memory with Z-Compare and α-Blend Units," Dig. Tech. Papers, 1995 IEEE Int'l Solid-State Circuits Conf., IEEE, Piscataway, N.J., 1995, pp. 302-303.
15. H.S. Stone, "A Logic-in-Memory Computer," IEEE Trans. Computers, Jan. 1970, pp. 73-78.
16. K. Sawada et al., "A 72K CMOS Channelless Gate Array with Embedded 1 Mbit Dynamic RAM," Proc. IEEE Custom Integrated Circuits Conf., May 1988, 20.3.1-4.
17. T. Shimizu et al., "A Multimedia 32b RISC Microprocessor with 16Mb DRAM," Dig. Tech. Papers, 1996 IEEE Int'l Solid-State Circuits Conf., IEEE, 1996, pp. 262-263.
18. D. Patterson et al., "Intelligent RAM (IRAM): Chips That Remember and Compute," Dig. Tech. Papers, 1997 IEEE Int'l Solid-State Circuits Conf., IEEE, 1997, pp. 224-225.
19. D. Patterson et al., "A Case for Intelligent RAM," IEEE Micro, Mar./Apr. 1997, pp. 34-44.
20. K. Murakami et al., "Parallel Processing RAM Chip with 256Mb DRAM and Quad Processors," Dig. Tech. Papers, 1997 IEEE Int'l Solid-State Circuits Conf., IEEE, 1997, pp. 228-229.
21. S. Przybylski et al., "SDRAMs Ready to Enter PC Mainstream," Microprocessor Report, Vol. 10, No. 6, May 6, 1996.
22. P. Gillingham and B. Vogley, "SLDRAM: High-Performance, Open-Standard Memory," IEEE Micro, this issue; http://www.SLDRAM.com/.
23. Y. Tarui, "Future DRAM Development and Prospects for Ferroelectric Memories," Dig. Tech. Papers, 1994 Int'l Electron Device Meeting, IEEE, 1994, pp. 1.2.1-1.2.10.