Energy-Efficient Issue Queue Design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 5, 2003, Pages 789-800

  Ponomarev, Dmitry V ^a   Kucuk, Gurhan ^a   Ergin, Oguz ^a   Ghose, Kanad ^a   Kogge, Peter M ^b  

^a State University of New York at Binghamton   (United States)

^b University of Notre Dame   (United States)

Author keywords

Bitline segmentation; Low power comparator; Low power instruction scheduling; Low power superscalar data path

Indexed keywords

BENCHMARKING; COMPARATOR CIRCUITS; ENERGY DISSIPATION; IMAGE SEGMENTATION; PROGRAM PROCESSORS; SCHEDULING; SIGNAL ENCODING;

LOW POWER INSTRUCTION SCHEDULING;

QUEUEING NETWORKS;

EID: 0142165182     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.814321     Document Type: Article

References (24)

1. J. Emer. EV8, "The post-ultimate alpha," in Proc. Keynote Int. Conf. PACT, Sept. 2001.
2. D. Folegnani and A. Gonzalez, "Energy-effective issue logic," in Proc. Int. Symp. Computer Architecture (ISCA), 2001, pp. 230-239.
3. S. Palacharla, N. P. Jouppi, and J. E. Smith, "Complexity-effective superscalar processors," in Proc. Int. Computer Architecture (ISCA), 1997.
4. K. Ghose, "Reducing energy requirements for instruction issue and dispatch in superscalar microprocessors," in Proc. Int. Symp. Low-Power Electronics and Design, 2000, pp. 231-234.
5. G. Kucuk, K. Ghose, D. Ponomarev, and P. Kogge, "Energy-efficient instruction dispatch buffer design for superscalar processors," in Proc. Int. Symp. Low-Power Electronics and Design, 2001, pp. 237-242.
6. D. Brooks and M. Martonosi, "Dynamically exploiting narrow width operands to improve processor power and performance," in Proc. HPCA, 1999, pp. 13-22.
7. R. Canal, A. Gonzalez, and J. E. Smith, "Very low power pipelines using significance compression," in Proc. MICRO, 2000, pp. 181-190.
8. K. Ghose, D. Ponomarev, G. Kucuk, A. Flinders, P. Kogge, and N. Toomarian, "Exploiting bit-slice inactivities for reducing energy requirements of superscalar processors," in Proc. Kool Chips Workshop, Held in Conjunction With Microarchitecture, 2000.
9. L. Villa, M. Zhang, and K. Asanovic, "Dynamic zero compression for cache energy reduction," in Proc. MICRO, 2000, pp. 214-222.
10. K. Itoh, "Low power memory design," in Low Power Design Methodologies, J. Rabaey and M. Pedram, Eds. Norwell, MA: Kluwer, 1996, pp. 201-251.
11. K. Itoh, K. Sasaki, and Y. Nakagome, "Trends in low-power RAM circuit technologies," Proc. IEEE, vol. 83, pp. 524-543, Apr. 1995.
12. R. J. Evans and P. D. Franzon, "Energy consumption modeling and optimization for SRAMs," IEEE J. Solid-State Circuits, vol. 30, pp. 571-579, May 1995.
13. D. Ponomarev, G. Kucuk, and K. Ghose, "AccuPower: An accurate power estimation tool for superscalar microprocessors," in Proc. DATE, 2002, pp. 124-129.
14. D. C. Burger and T. M. Austin, "The SimpleScalar Tool Set: Version 2.0," Dept. Computer Sci., Univ. Wisconsin, Madison, Tech. Rep., June 1997.
15. A. Buyuktosunoglu, "An adaptive issue queue for reduced power at high performance," in Proc. PACS Workshop, Held in Conjunction With AS-PLOS, 2000.
16. D. Ponomarev, G. Kucuk, and K. Ghose, "Reducing power requirements of instruction scheduling through dynamic allocation of multiple data-path resources," in Proc. MICRO, 2001, pp. 90-101.
17. I. Bahar and S. Manne, "Power and energy reduction via pipeline balancing," in Proc. Int. Symp. Computer Architecture (ISCA), 2001, pp. 218-229.
18. D. Brooks et al., "Power-aware micro architecture: Design and modeling challenges for next generation microprocessors," IEEE MICRO, vol. 20, pp. 26-44, Nov. 2000.
19. R. Canal and A. Gonzalez, "A low complexity issue logic," in Proc. Integrated Computer Solutions (ICS), 2000, pp. 327-335.
20. O. Ergin, K. Ghose, G. Kucuk, and D. Ponomarev, "A circuit-level implementation of fast, energy-efficient comparators for high-performance microprocessors," in Proc. Int. Conf. Computer Design (ICCD), 2002, pp. 118-121.
21. D. Ernst and T. Austin, "Efficient dynamic scheduling through tag elimination," in Proc. Int. Symp. Computer Architecture (ISCA), 2002, pp. 37-46.
22. M. Huang, J. Renau, and J. Torrellas, "Energy-efficient hybrid wakeup logic," in Proc. Int. Symp. Low-Power Electronics and Design (ISLPED), 2002, pp. 196-46.
23. D. Ponomarev, G. Kucuk, and K. Ghose, "Energy-efficient design of the reorder buffer," in PATMOS'02, ser. Lecture Notes in Computer Science. Seville, Spain: Springer-Verlag, vol. 2451, pp. 289-299.
24. G. Lozano and G. Gao, "Exploiting short-lived variables in superscalar processors," in Proc. Int. Symp. Microarchitecture, 1995, pp. 292-302.