Energy-efficient design of the reorder buffer

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2451, Issue , 2002, Pages 289-299

  Ponomarev, Dmitry ^a   Kucuk, Gurhan ^a   Ghose, Kanad ^a  

^a State University of New York   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY EFFICIENCY; RECORDING INSTRUMENTS;

CMOS PROCESSS; ENERGY-EFFICIENT DESIGN; LOW POWER COMPARATOR; PERFORMANCE PENALTIES; PHYSICAL REGISTERS; POWER REDUCTIONS; RE-ORDER BUFFERS; SUPERSCALAR PROCESSOR;

INTEGRATED CIRCUIT DESIGN;

EID: 84943241210     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45716-x_29     Document Type: Conference Paper

References (12)

1. Burger, D., and Austin, T. M., “The SimpleScalar tool set: Version 2.0”, Tech. Report, Dept. of CS, Univ. of Wisconsin-Madison, June 1997 and documentation for all Simplescalar releases (through version 3.0).
2. Buyuktosunoglu, A., Schuster, S., Brooks, D., Bose, P., Cook, P. and Albonesi, D., “An Adaptive Issue Queue for Reduced Power at High Performance”, in PACS Workshop, November 2000.
3. Canal R., Gonzalez A., and Smith J., “Very Low Power Pipelines using Significance Compression”, in Proceedings of International Symposium on Microarchitecture, 2000.
4. Folegnani, D., Gonzalez, A., “Energy-Effective Issue Logic”, in Proc. of ISCA, July 2001.
5. Kucuk, G., Ghose, K., Ponomarev, D., Kogge, P., “Energy-Efficient Instruction Dispatch Buffer Design for Superscalar Processors”, in Proc. of ISLPED, 2001.
6. Palacharla, S., Jouppi, N. P. and Smith, J.E., “Quantifying the Complexity of Superscalar Processors”, Technical report CS-TR-96-1308, Dept. of CS, Univ. of Wisconsin, 1996.
7. Ponomarev, D., Kucuk, G., Ghose, K., “Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources”, in Proc. of MICRO-34, 2001.
8. Ponomarev, D., Kucuk, G., Ghose, K., “AccuPower: an Accurate Power Estimation Tool for Superscalar Microprocessors”, in Proc. of 5th Design, Automation and Test in Europe Conference, 2002.
9. Villa, L., Zhang, M. and Asanovic, K., “Dynamic Zero Compression for Cache Energy Reduction", in Proceedings of International Symposium on Microarchitecture, 2000.
10. Wall, D.W., “Limits on Instruction Level Parallelism”. In Proceedings of ASPLOS, November, 1991.
11. Brooks, D. and Martonosi, M., “Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance”, Proc. HPCA, 1999.
12. Kucuk, G., Ponomarev, D., Ghose, K., “Low-Complexity Reorder Buffer Architecture”, in Proc. of the 16th International Conference on Supercomputing, 2002.