Switch-based interconnect architecture for future systems on chip

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 5117, Issue , 2003, Pages 228-237

  Pande, Partha Pratim ^a   Grecu, Cristian ^a   Ivanov, André ^a   Saleh, Res ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Cores; IP; Network on chip; Network based SoC; SIP; SoC; Switch

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); INTERCONNECTION NETWORKS; MULTICASTING; PACKET SWITCHING; RESOURCE ALLOCATION; SEMICONDUCTOR DEVICES;

NETWORK ON CHIP; NETWORK-BASED SYSTEM ON CHIP; SEMICONDUCTOR INTELLECTUAL PROPERTY; SWITCH-BASED INTERCONNECT ARCHITECTURE; SYSTEM ON CHIP;

LOGIC DESIGN;

EID: 0042830315     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.498809     Document Type: Conference Paper

References (16)

1. ITRS 2001 Document http://public.itrs.net/ITRS/Files/2001ITRS/Home.htm
2. L. Benini, G. De Micheli, "Networks on Chips: A New SoC Paradigm", Computer, Vol. 35, No. 1, pp. 70-78, Jan. 2002.
3. D. Wingard, "MicroNetwork-Based Integration for SoCs", Proc. DAC 2001, pp. 673-677, Las Vegas, Nevada, USA. June 18-22, 2001.
4. OCP International Partnership, www.ocpip.org
5. MIPS SoC-it, www.mips.com
6. S. Kumar et al., "A Network on Chip Architecture and Design Methodology" Proc. of ISVLSI, pp. 117-124, 2002.
7. W. J. Dally, and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", Proc. DAC 2001, pp. 683-689, Las Vegas, Nevada, USA, June 18-22, 2001
8. I. Saastamoinen et al., "Interconnect IP Node for Future System-on-Chip Designs", Proceedings of the First IEEE International Workshop on Electronic Design, Test and Applications, pp. 116-120, 2002.
9. P. P. Pande, C. Grecu, A. Ivanov, R. Saleh, "Design of a Switch for Network on Chip Applications", to appear in the Proceedings of ISCAS, Bangkok, 2003.
10. R.I. Greenberg, Lee Guan, "An Improved Analytical Model for Wormhole Routed Networks with Application to Butterfly Fat-Trees", Proceedings of the 1997 International Conference on Parallel Processing, pp.: 44-48, 1997.
11. C. E. Leiserson, "Fat Trees: Universal networks for hardware efficient supercomputing", IEEE Transactions on Computers, C-34 (10): pp. 892-901 Oct. 1985.
12. J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks - An Engineering Approach, Morgan Kaufman, 2002.
13. W. J. Dally, "Virtual-Channel Flow Control", IEEE Transactions on Parallel and Distributed Systems, pp. 194-205, March 1992.
14. C. B. Stunkel, R. Sivaram, D. K. Panda, "Implementing Multidestination Worms in Switch-Based Parallel Systems: Architectural Alternatives and their Impact," Proceedings of the 24th ACM Annual International Symposium on Computer Architecture (ISCA-24), June 1997.
15. T. Chelcea, S. M. Nowick, "A low-latency FIFO for mixed-clock systems", Proceedings of IEEE Computer Society Workshop on VLSI, pp. 119-126, 2000.
16. P. P. Pande, C. Grecu, A. Ivanov, R. Saleh, "High-Throughput Switch-Based Interconnect for Future SoCs", to appear in the Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, (IWSOC), Calgary, AB-Canada, June 30-July 2, 2003.