Physical synthesis methodology for high performance microprocessors

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 696-701

  Chan, Yiu Hing ^a   Kudva, Prabhakar ^b   Lacey, Lisa ^b   Northrop, Greg ^b   Rosser, Thomas ^a  

^a IBM   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

High Performance; Microprocessors; Synthesis

Indexed keywords

INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; OPTIMIZATION; POWER ELECTRONICS; SILICON ON INSULATOR TECHNOLOGY;

PHYSICAL SYNTHESIS;

MICROPROCESSOR CHIPS;

EID: 0042134656     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.776009     Document Type: Conference Paper

References (15)

1. AVERILL, R. M. ET AL.. Chip integration methodology for the ibm S/390 G5 and G6 custom microprocessors. IBM Journal of Research and Development 43, 5 (1999), 681-707.
2. BEEFTINK, F. ET AL. Combinational cell design for CMOS libraries. Integration 29, 1 (2000), 67-93.
3. CONN, A. R. ET AL.. Gradient-based optimization of custom circuits using a static-timing formulation. In Proc. ACM/IEEE Design Automation Conference (June 1999), IEEE Computer Society Press.
4. DONATH, W., KUDVA, P., STOK, L., VlLLARRUBIA, P., REDDY, L., SULLIVAN, A., AND CHAKRABORTY, K. Transformational placement and synthesis. In Design Automation and Test in Europe (DATE) (Mar. 2000).
5. HATHAWAY, D., ABATO, R., DRUMM, A., AND VAN GINNEKEN, L. Incremental timing analysis. Tech. rep., 1996. IBM, U.S. patent 5,508,937.
6. HOJAT, S., AND VILLARUBIA, P. An integrated placement and synthesis approach for timing closure of PowerPC microprocessors. Proc. International Conf. Computer Design (ICCD) (1997), 206-210.
7. K.L.SHEPARD, V.NARAYANAN, AND R.ROSE. Harmony: Static noise analysis of deep submicron digital integrated circuits. IEEE Transactions on Computer-Aided Design 18, 8 (1999), 1132-1150.
8. KUDVA, P. Continuous optimizations in synthesis: The discretization problem. In International Workshop in Logic Synthesis (1998), pp. 188-191.
9. KUDVA, P., DOUGHERTY, W., AND SULLIVAN, A. Metrics for structural logic synthesis. In International Conference on Computer Aided Design (ICCAD) (Nov. 2002), IEEE Computer Society Press.
10. KUNG, D. A fast fanout optimization algorithm. In Proc. ACM/IEEE Design Automation Conference (June 1998). pp. 352-355.
11. LEOBANDUNG, E. ET AL.. High performance 0.18 mm SOI CMOS technology. In IEEE IEDM Technical Digest (1999), IEEE Computer Society Press, pp. 679-682.
12. STOK, L. ET AL. Booledozer: Logic synthesis for ASICs. IBM Journal of Research and Development 40, 4 (2001), 407-430.
13. STOK, L., SULLIVAN, A., AND IYER, M. Wavefront technology mapping. In Design Automation and Test in Europe (DATE) (Mar. 1999).
14. SUTHERLAND, I. E., AND R.F.SPROULL. Theory of logical effort: Designing for speed on the back of an envelope. In Advanced Research in VLSI: Proceedings of the 1991 University of California Santa Cruz Conference, C. Sequin Ed. The MIT Press (1991).
15. WARNOCK, J. D. ET AL. The circuit and physical design for the power4 microprocessor. IBM Journal of Research and Development 46, 1 (2002), 27-53.