A power estimation model for high-speed CMOS A/D converters

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1999, Pages 401-405

  Lauwers, E ^a   Gielen, G ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

A/D CONVERTER; ANALYTICAL EXPRESSIONS; HIGH-SPEED ANALOG; POWER ESTIMATIONS; POWER ESTIMATORS; PREDICTOR ACCURACY; SYSTEM-LEVEL EXPLORATION; TRADE-OFF ANALYSIS;

ANALOG TO DIGITAL CONVERSION; EXHIBITIONS;

DESIGN;

EID: 0002528332     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761155     Document Type: Conference Paper

References (11)

1. A.G. Venes, R.J. van de Plassche, "An 80-mW, 8-b CMOS Folding A/D Converter with Distributed Track-and-Hold Preprocessing", Journal of Solid-State Circuits, pp. 1846-1853, December 1996.
2. F. Goodenough, "ADC's move to cut power dissipation", Electronic Design, January 9, 1995
3. M. Pelgrom, A. Duinmaijer, A. Welbers "Matching Properties of MOS Transistors", IEEE Journal of Solid-State Circuits, pp. 1433-1439, October 1989
4. P. Kinget, "Analog VLSI integration of parallel signal processing systems", PhD thesis, Katholieke Universiteit Leuven, May , 1996
5. R.J. van de Plassche, "Integrated Analog-to-Digital and Digitalto-Analog converters", July 1993
6. T.B. Cho, P.R. Gray, "A 10 b, 20 Msample/s, 35mW Pipeline A/D Converter", Journal of Solid-State Circuits, pp. 166-172, March 1995.
7. W.-C. Song, H.-W. Choi, S.-U. Kwak, and B.-S. Song, "A 10 b 20 Msample/s Low-Power CMOS ADC", Journal of Solid-State Circuits, pp. 514-521, May 1995.
8. Masao Ito et.al., "A 10 b 20 MS/s 3V Supply CMOS A/D Converter", Journal of Solid-State Circuits, pp. 1531-1536, December 1994.
9. J.Ingino Jr., B. Wooley, "A Continuously-Calibrated 10Msample/s 12b 3.3V ADC", ISSCC Digest of Technical Papers, pp. 144-145, Feb. 1998
10. S. Donnay, G. Gielen, W.Sansen, "High-Level analog/digital partitioning in low-power signal processing applications", 7th international workshop on power and timing modeling, optimization and simulation (PATMOS), Louvain-la-Neuve, Belgium, Sep.8-10, 1997, pp.47-56
11. I. Mehr, D. Dalton, "A 500 Msample/s 6-Bit Nyquist Rate ADC for Disk Drive Read Channel Applications", proceedings of ESSCIRC '98, pp.236-239.