Timing-mismatch analysis in high-speed analog front-end with nonuniformly holding output

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 2003, Pages

  Sin, Sai Weng ^a   Martins, R P ^b   Franca, J E ^b  

^a UNIVERSITY OF MACAU   (Macao)

^b INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; COMPUTER SIMULATION; FAST FOURIER TRANSFORMS; JITTER; SIGNAL TO NOISE RATIO;

ANALOG FRONT-END (AFE) SYSTEMS;

CMOS INTEGRATED CIRCUITS;

EID: 0038790087     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. L.Sumanen,M.Waltari,K.Halonen, "A 10-bit 200MS/S CMOS parallel pipeline A/D converter," in Proc. ESSCIRC, pp.440-443, Sep.2000.
2. R.F.Neves, J.E.Franca, "A CMOS Switched-Capacitor bandpass filter with 100 MSample/s input sampling and frequency downconversion," in Proc. ESSCIRC, pp. 248-251, Sep.2000.
3. C.-K.K.Yang, et al., "A Serial-Link Transceiver Based on 8-GSamples/s A/D and D/A Converters in 0.25-μm CMOS", IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1684-92, Nov.2001.
4. Seng-Pan U, R.P.Martins, J.E.Franca, "A 2.5V, 57MHz, 15-Tap SC Bandpass Interpolating Filter with 320MHz Output Sampling Rate in 0.35μm CMOS," in ISSCC Dig. Tech. Papers, pp.380-382, Feb.2002.
5. Y.C.Jenq, "Digital Spectra of Nonuniformly Sampled Signals: Fundamentals and High-Speed Waveform Digitizers," IEEE Trans. Instrum. Meas., vol. 37, no. 2, pp. 245-251, June 1988.
6. N.Kurosawa, H.Kobayashi, K.Maruyama, et al., "Explicit Analysis of Channel Mismatch Effects in Time-Interleaved ADC Systems," IEEE Trans. CAS-I, vol.48, No.3, pp.261-271, Mar.2001.
7. H.Kobayashi, et al., "Aperture Jitter Effects in Wideband Sampling Systems," in Proc. IMTC, pp.880-885, May 1999.
8. Seng-Pan U, R.P.Martins, J.E.Franca, "Design and Analysis of Low Timing-Skew Clock Generation for Time-Interleaved Sampled-Data Systems," in Proc. IEEE ISCAS'2002, vol.4, pp.441-4, 2/2002.
9. Y.C.Jenq, "Direct Digital Synthesizer with Jittered Clock," IEEE Trans. Instrum, and Meas., vol.46, No.3, pp.653-655, Jun. 1997.