Fair scheduling and buffer management in internet routers

Proceedings - IEEE INFOCOM

Volumn 3, Issue , 2002, Pages 1141-1150

  Ni, Nan ^a   Bhuyan, Laxmi N ^b  

^a IBM   (United States)

^b University of California   (United States)

Author keywords

Buffer management; Decongestion mechanism; Fair bandwidth allocation; Quality of service; Switch scheduling; Web traffic

Indexed keywords

ASYNCHRONOUS TRANSFER MODE; BUFFER STORAGE; CLIENT SERVER COMPUTER SYSTEMS; COMPUTER SIMULATION; FREQUENCY ALLOCATION; PACKET SWITCHING; QUALITY OF SERVICE; ROUTERS; WORLD WIDE WEB;

BUFFER MANAGEMENT; DECONGESTION MECHANISM; FAIR BANDWIDTH ALLOCATION; FAIR SCHEDULING; SWITCH SCHEDULING; WEB TRAFFIC;

CONGESTION CONTROL (COMMUNICATION);

EID: 0036346599     PISSN: 0743166X     EISSN: None     Source Type: Journal    
DOI: 10.1109/INFCOM.2002.1019364     Document Type: Article

References (30)

1. High speed switch scheduling for local area networks
2. Packet reassemly during cell loss
3. 2Q: Worst-case fair weighted fair queueing
4. Self-similarity in world wide web traffic: Evidence and possible causes
5. Analysis and simulation of a fair queueing algorithm
6. Evaluation of multi-queue buffered multistage interconnection networks under uniform and non-uniform traffic patterns
7. Random early detection gateways for congestion avoidance
8. Dynamics of TCP traffic over ATM networks
9. Scheduling algorithms for input-queued switches: Randomized techniques and experimental evaluation
10. Start-time fair queueing: A scheduling algorithm for integrated services
11. Design and implementation of a fast crossbar scheduler
12. Input versus output queueing on a space-division packet switch
13. Issues and trends in router design
14. Input-queued switching with QoS guarantees
15. The iSLIP scheduling algorithm for input-queued switches
16. Achieving 100% throughput in an input-queued switch
17. Tiny tera: A packet switch core
18. IP routers: New tool for gigabit networking
19. CHOKe, a stateless active queue management scheme for approximating fair bandwidth allocation
20. A generalized processor sharing approach to flow control in integrated services networks: The single-node case
21. A 50-Gb/s IP router
22. Wide area traffic: The failure of poisson modeling
23. Exploring the switch design space in a CC-NUMA multiprocessor environment
24. FIRM: A class of distributed scheduling algorithm for high-speed ATM switches with multiple input queues
25. Implementing distributed packet fair queueing in scalable switch architecture
26. Providing bandwidth guarantees in an input-buffered crosbar switch
27. Service displines for guaranteed performance service in packet-switching networks