RPA: A flexible scheduling algorithm for input buffered switches

IEEE Transactions on Communications

Volumn 47, Issue 12, 1999, Pages 1921-1933

  Marsan, Marco Ajmone ^a,b   Bianco, Andrea ^a,b   Leonardi, Emilio ^a,b   Milia, Luigi ^a,b  

^a POLITECNICO DI TORINO   (Italy)

^b CENTRO RICERCHE FIAT   (Italy)

Author keywords

Input buffering; Scheduling algorithms; Switch architectures

Indexed keywords

INPUT BUFFERED SWITCHES;

ALGORITHMS; BUFFER CIRCUITS; CONGESTION CONTROL (COMMUNICATION); DATA COMMUNICATION SYSTEMS; DATA TRANSFER; HEURISTIC METHODS; TELECOMMUNICATION TRAFFIC;

SWITCHING NETWORKS;

EID: 0033280395     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/26.809713     Document Type: Article

References (18)

1. M. Karol, M. Hluchyj, and S. Morgan, Input versus output queueing on a space division switch, IEEE Trans. Commun., vol. COM-35, pp. 1347-1356, Dec. 1987.
2. A. Demers, S. Keshav, and S. Shenker, Analysis and simulation of a fair queueing algorithm, J. Internetworking: Res. Experience, vol. 1, no. 1, pp. 3-26, Oct. 1990.
3. S. Golestani, A self-clocked fair queueing scheme for broadband applications, in Proc. IEEE INFOCOM'94, Toronto, ON, Canada, June 1994, vol. 2, pp. 636-646.
4. M. Karol, K. Eng, and H. Obara, Improving the performance of input-queued ATM packet switches, in Proc. IEEE INFOCOM'92, Firenze, Italy, May 1992, vol. 1, pp. 110-115.
5. T. Anderson, S. Owicki, J. Saxe, and C. Thacker, High speed switch scheduling for local area networks, ACM Trans. Comput. Syst., vol. 11, no. 4, pp. 319-352, Nov. 1993.
6. N. McKeown, P. Varaiya, and J. Walrand, Scheduling cells in an input-queued switch, Electron. Lett., vol. 29, no. 25, pp. 2174-2175, Dec. 1993.
7. M. Chen, N. D. Georganas, and O. W. W. Yang, A fast algorithm for multi-channel/port traffic assignment, in Proc. IEEE ICC'94, New Orleans, LA, May 1994, vol. 1, pp. 96-100.
8. N. McKeown, V. Anantharam, and J. Walrand, Achieving 100% throughput in an input-queued switch, in Proc. IEEE INFOCOM'96, San Francisco, CA, Mar. 1996, vol. 1, pp. 296-302.
9. M. Ajmone Marsan, A. Bianco, and E. Leonardi, RPA: A simple, efficient and flexible policy for input buffered ATM switches, IEEE Commun. Lett., vol. 1, pp. 83-86, May 1997.
10. M. Ajmone Marsan, A. Bianco, E. Leonardi, and L. Milia, Quasi-Optimal algorithms for input buffered ATM switches, in Proc. IEEE ISCC'98 Workshop, Athens, Greece, June 1998, pp. 336-342.
11. R. LaMaire and D. Serpanos, Two dimensional round-robin schedulers for packet switches with multiple input queues, IEEE/ACM Trans. Networking, vol. 2, pp. 471-482, Oct. 1994.
12. N. McKeown and A. Mekkittikul, A starvation free algorithm for achieving 100% throughput in an input queued switch, in Proc. ICCCN'96, Rockville, MA, Oct. 1996, pp. 226-229.
13. H. Duan, J. Lockwood, S. Kang, and J. Will, A high performance OC12/OC48 queue design prototype for input buffered ATM switches, in Proc. IEEE INFOCOM 97, Kobe, Japan, Mar. 1997, vol. 1, pp. 20-28.
14. N. McKeown and A. Mekkittikul, A practical scheduling algorithm to achieve 100% throughput in input-queued switches, in Proc. IEEE INFOCOM'98, San Francisco, CA, Apr. 1998, vol. 2, pp. 792-799.
15. M. Ajmone Marsan, A. Bianco, E. Filippi, P. Giaccone, E. Leonardi, and F. Neri, On the behavior of input queuing switch architectures, Eur. Trans. Telecommun., vol. 10, no. 2, pp. 111-124, Mar./Apr. 1999.
16. D. Stiliadis and A. Varma, Providing bandwidth guarantees in an input-buffered crossbar switch, in Proc. IEEE INFOCOM'95, Boston, MA, Apr. 1995, vol. 3, pp. 960-968.
17. J. W. Lockwood, Design and implementation of a multicast, input-buffered ATM switch for the iPOINT testbed, Ph.D. dissertation, Univ. of Illinois at Urbana-Champaign, 1995.
18. R. Ahuja, B. Prabhakar, and N. McKeown, Multicast scheduling for input-queued switches, IEEE J. Select. Areas Commun., vol. 15, pp. 855-866, May 1996.