Second generation programmable artificial retina

Proceedings - 12th Annual IEEE International ASIC/SOC Conference

Volumn , Issue , 1999, Pages 304-309

  Paillet, Fabrice ^a   Mercier, Damien ^a   Bernard, Thierry M ^b  

^a GIP   (France)

^b ENSTA PARISTECH   (France)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; PATTERN RECOGNITION;

ARTIFICIAL RETINAS; CIRCUIT TECHNIQUES; CMOS IMAGERS; GREY-LEVEL IMAGES; LOW COSTS; LOW POWER; PROCESSING ELEMENTS; SECOND GENERATION;

IMAGE PROCESSING;

EID: 84920358066     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASIC.1999.806524     Document Type: Conference Paper

References (14)

1. G. fVIeyiinnts, B. Dierickx, and D. Scheffer, "CMOS active pixel image sensor with CCD performance", Proc. SPIE 3410, Adv. Focal Plane Arrays and Electronic Cameras, pp. 68-76, 1998.
2. C. Itinsson et al., "An addressable 256x256 photodiode image sensor array with an 8-bit digital output", Analog Integrated Circuits and Signal Processing, 4:37-49, 1993.
3. S. Mendis, S. E. Kemeny, and E. R. Fossum, "CMOS active pixel image sensor", IEEE Trans, on Electron Devices, 41(3):452-453, 1994.
4. F. Paillet, D. Mercier, T. M. Bernard and E. Scnn, "Low power issues in a Programmable Artificial Retina", Proc. IEEE Workshop on Low Power Design, pp. 153-161, 1999.
5. T. M. Bemard, B. Y. Zavidovique, and F. J. Devos, "A program-mable artificial retina", IEEE JSSC, 28(7):789-798, 1993.
6. C. Koch and H. Li, ed., VISION CHIPS - Implementing Vision Algorithms with Analog VLSI Circuits, IEEE Comp. Soc. Press, 1995.
7. J. M. Cruz and L. O. Chua, "A 16x16 cellular neural network universal chip: The first complete single-chip dynamic computer array with distributed memory and with gray-scale input-output", Analog Integrated Circuits and Signal Processing, 15(3):227-237, 1998.
8. J. -E. Eklund, C. Svcnsson, and A. Astrom, VLSI implementation of a focal plane image processor - a realization of the near-sensor image processing concept. IEEE 'Iran, on VLSI Systems, 4(3):322-335, 1996.
9. M. Ishikawa et al., "A CMOS vision chip with SIMD processing clement array for 1ms image processing", Digest of Tech. Papers, ISSCC, pp 206-207, 1999.
10. R. Nguyen, D. Mercier, A. Jullian, and T. M. Bcrnard, "Hardware-software aspects of shift-register based NEWS networks for the focal plane", Proc. IEEE Workshop on Comp. Architecture for Machine Perception, pp. 84-93, 1997.
11. F. Paillet, D. Mercier and T. M. Bemard, "Making the most of 15k lambda2 silicon area for a digital retina PE", Proc. SPIE 3410, Adv. Focal Plane Arrays and Electronic Cameras, pp. 158-! 67, 1998
12. T. M. Bernard and P. E. Nguyen, "Vision through the power supply of the NCP retina," Proc. SPIE 2415, Charge Coupled Devices and Solid State Sensors V, pp. 159-163, 1995.
13. T. M. Bernard and F. Paillet, "Output Methods for an Associative Operation of Programmable Artificial Retinas", Proc, IEEEIRSJ Int. Conf. on Intelligent Robots and Systems",pp. 752-757, 1997.
14. R, Forchheimer and A. Astrom,"Near-sensor image processing: A new paradigm", IEEE Trail, on Image Processing, 3(6):736-746,1994.