Cascode Configurations for Switched Current Copiers

Analog Integrated Circuits and Signal Processing

Volumn 19, Issue 2, 1999, Pages 115-127

  Loeliger, Teddy ^a,b   Guggenbühl, Walter ^a,b,c,d,e  

^a ETH ZURICH   (Switzerland)

^b SWISS FEDERAL INSTITUTE OF TECHNOLOGY   (Switzerland)

^c Contraves AG ^*  (Switzerland)

^d R and D Department

^e Electronics Laboratory   (Switzerland)

Author keywords

Cascodes; CMOS integrated circuits; Current copiers; Current mode; Improved regulated cascode circuit; Low voltage; Reference voltage and current tracking; Switched current; Transconductors

Indexed keywords

EID: 0000270145     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008337411596     Document Type: Article

References (10)

1. B. Davari, R. H. Dennard, and G. G. Shahidi, "CMOS scaling for high performance and low power - the next ten years." Proceedings of the IEEE 83, pp. 595-606, 1995.
2. E. Säckinger and W. Guggenbühl, "A high-swing, high-impedance MOS cascode circuit." IEEE Journal of Solid-State Circuits 25, pp. 289-298, 1990.
3. J. B. Hughes, N. C. Bird, and I. C. Macbeth, "Switched currents - a new technique for analog sampled-data signal processing." in IEEE International Symposium on Circuits and Systems pp. 1584-1587, 1989.
4. S. J. Daubert, D. Vallancourt, and Y. P. Tsividis, "Current copier cells." Electronics Letters 24, pp. 1560-1562, 1988.
5. M. Helfenstein, Qiuting Huang, and G. S. Moschytz, "90 dB, 90 MHz, 30 mW OTA with the gain-enhancement implemented by one- and two-stage amplifiers." in IEEE International Symposium on Circuits and Systems pp. 1732-1735, 1995.
6. W. Guggenbühl, "Ausgangswiderstand der regulierten Kaskode im Nichtsättigungsbereich." Interner Bericht 96/6, Institut für Elektronik, ETH Zürich, 1996. Unpublished.
7. R. L. Geiger, P. E. Allen, and N. R. Strader, VLSI Design Techniques for Analog and Digital Circuits. McGraw-Hill, p. 352, 1990.
8. W. Guggenbühl, J. Di, and J. Goette, "Switched-current memory circuits for high-precision applications." IEEE Journal of Solid-State Circuits 29, pp. 1108-1116, 1994.
9. D. M. W. Leenaerts, A. J. Leeuwenburgh, and G. G. Persoon, "A high-performance SI memory cell." IEEE Journal of Solid-State Circuits 29, pp. 1404-1407, 1994.
10. C. Toumazou, J. B. Hughes, and D. M. Pattullo, "Regulated cascode switched-current memory cell." Electronics Letters 26, pp. 303-305, 1990.