A 0.5-V power-supply scheme for low-power system LSIs using multi-Vth SOI CMOS technology

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 2, 2003, Pages 303-311

  Fuse, Tsuneaki ^a   Ohta, Masako ^a   Tokumasu, Motoki ^a   Fujii, Hiroshige ^a   Kawanaka, Shigeru ^a   Kameyama, Atsushi ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

0.5 V power supply scheme; Buck dc dc converter; Flip flop with sleep function; Level converter; Multi Vth; SOI

Indexed keywords

DIGITAL TO ANALOG CONVERSION; FLIP FLOP CIRCUITS; LOGIC CIRCUITS; STANDBY POWER SERVICE; THRESHOLD VOLTAGE;

LOW-POWER SYSTEMS;

CMOS INTEGRATED CIRCUITS;

EID: 0037319647     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.807406     Document Type: Article

References (14)

1. J. P. Colinge, Silicon-On-Insulator Technology: Material to VLSI, 2nd ed. Norwell, MA: Kluwer, 1997.
2. J. Chen et al., "0.18μm metal gate fully depleted SOI MOSFETs for advanced CMOS applications," in Symp. VLSI Technology Dig. Tech. Papers, June 1999, pp. 25-26.
3. T. Fuse et al., "An ultralow-voltage SOI CMOS pass-gate logic," IEICE Trans. Electron., vol. E80-C, no. 3, pp. 472-477, Mar. 1997.
4. T. Fuse et al., "A 0.5-V 200-MHz 1-stage 32-b ALU using a body bias controlled SOI pass-gate logic," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1997, pp. 286-287.
5. T. Hirota et al., "0.5V 320MHz 8b multiplexer/demultiplexer chips based on a gate array with regular-structured DTMOS/SOI," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1998, pp. 188-189.
6. N. Lindert et al., "Dynamic threshold pass-transistor logic for improved delay at lower power supply voltage," IEEE J. Solid-State Circuits, vol. 34, pp. 85-89, Jan. 1999.
7. T. Fuse et al., "A 0.5-V power-supply scheme for low power LSIs using multi-Vt SOI CMOS technology," in Symp. VLSI Circuits Dig. Tech. Papers, June 2001, pp. 219-220.
8. T. Kuroda et al., "Variable supply-voltage scheme for low-power high-speed CMOS digital design," IEEE J. Solid-State Circuits, vol. 33, pp. 454-462, Mar. 1998.
9. S. Sakiyama et al., "An on-chip high-efficiency and low-noise DC/DC converter using divided switches with current control technique," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1999, pp. 156-157.
10. S. Shigematsu et al., "A 1-V high-speed MTCMOS circuit scheme for power-down application circuits," IEEE J. Solid-State Circuits, vol. 32, pp. 861-869, June 1997.
11. H. Akamatsu et al., "A low-power data holding circuit with an intermittent power supply scheme for sub-1-V MT-CMOS LSIs," in Symp. VLSI Circuits Dig. Tech. Papers, June 1996, pp. 14-15.
12. Y. Nakagome et al., "Sub-1-V swing internal bus architecture for future low-power ULSIs," IEEE J. Solid-State Circuits, vol. 28, pp. 414-419, Apr. 1993.
13. Y. Kanno et al., "Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs," in Symp. VLSI Circuits Dig. Tech. Papers, June 2000, pp. 202-203.
14. T. Fuse et al., "300-Mb/s level converters for 0.5-V system LSIs using FD/PD-SOI technology," in Proc. IEEE Int. SOI Conf., Oct. 2001, pp. 79-80.