An ultra low voltage soi cmos pass-gate logic

IEICE Transactions on Electronics

Volumn E80-C, Issue 3, 1997, Pages 472-476

  Fusei, Tsuneaki ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

0.5 v operation; Body bias control; Pass gate logic; SOI; Ultra low voltage

Indexed keywords

ADDERS; CURRENT VOLTAGE CHARACTERISTICS; ELECTRIC POWER SUPPLIES TO APPARATUS; FLIP FLOP CIRCUITS; LEAKAGE CURRENTS; LOGIC CIRCUITS; MOSFET DEVICES; MULTIPLYING CIRCUITS; SILICON ON INSULATOR TECHNOLOGY;

BODY BIAS CONTROL; COMPLEMENTARY PASS GATE LOGIC; ULTRA LOW VOLTAGE;

CMOS INTEGRATED CIRCUITS;

EID: 0031095651     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (7)

1. J. P. Colinge, "An SOI voltage-controlled bipolar-MOS device," IEEE Trans. Electron. Devices, vol. ED-34, pp. 845-849, April 1987
2. F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, P. K. Ko, and C. Hu., "A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation," IEDM Technical Digest, pp. 809-812, Dec. 1994
3. T. Andoh, A. Furukawa, and T. Kunio., "Design methodology for low-voltage MOSFETs," IEDM Technical ' Digest, pp. 79-82, Dec. 1994
4. T. Fuse; Y. Oowaki, M. Terauchi, S. Watanabe, M. Yoshimi, K. Ohuchi, and J. Matsunaga, "0.5 V SOI CMOS pass-gate logic," ISSCC Digest of Technical Papers, pp. 88-89, Feb. 1996
5. K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi, and A. Shimizu, "A 3.8-ns CMOS 16xl6-b multiplier using complementary pass-transistor logic," IEEE J. Solid-State Circuits, vol. 25, pp. 388-395, April 1990
6. H. Oyamatsu, M. Kinugawa, and M. Kakumu, "Design methodology of deep submicron CMOS devices for 1 V operation," Symposium on VLSI Technology Technical Digest of Technical Papers, pp. 89-90, May 1993
7. L. G. Heller, W. R. Griffin, J. W. Davis, and N. G. Thoma, "Cascade voltage logic : A differential CMOS losic family," ISSCC Digest of Technical Papers, pp. 16- 17, Feb. 1984.