A disciplined approach to the development of platform architectures

Microelectronics Journal

Volumn 33, Issue 11, 2002, Pages 881-890

  August, D I ^a   Keutzer, K ^b   Malik, S ^a   Newton, A R ^b  

^a PRINCETON UNIVERSITY   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Application specific instruction set processors (ASIPs); Mescal project; Platform architecture development; Retargetable compilation

Indexed keywords

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; PROGRAM COMPILERS; SEMICONDUCTING SILICON;

PLATFORM ARCHITECTURES;

MICROELECTRONICS;

EID: 0036856553     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0026-2692(02)00069-1     Document Type: Conference Paper

References (25)

1. S. Pees, A. Hoffmann, V. Zivojnovic, H. Meyr, LISA - machine description language for cycle-accurate models of programmable DSP architectures, Proceedings of Design Automation Conference, New Orleans, June 1999.
2. G.J. Hekstra, D.D. La Hei, P. Bingley, F.W. Sijstermans, TriMedia design space exploration, Proceedings of ICCD 1999, Austin, Texas, pp. 599-606.
3. Tensilica, The Xtensa Processor Generator, http://www.tensilica.com/technology.html.
4. E.A. Lee, Overview of the Ptolemy project, Technical Memorandum UCB/ERL M01/11, University of California, Berkeley, 6 March 2001.
5. N. Shah, Understanding network processors, MS Thesis, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, August 2001.
6. th Int. Symposium on High Performance Computer Architectures (HPCA), Boston, MA. 2002.
7. AMBA On-Chip Bus Rev 2.0 Specification, ARM Ltd, 2000.
8. CoreConnect Bus Architecture, White Paper, IBM Corp, 1999.
9. A. Fauth, J. Van Praet, M. Freericks, Describing instructions set processors using nML, Proceedings of European Design and Test Conference, Paris, France, March 1995, pp. 503-507.
10. G. Hadjiyiannis, S. Hanono, S. Devadas, ISDL: an instruction set description language for retargetability, Proceedings of Design Automation Conference, Anaheim, CA, May 1997.
11. D.G. Bradlee, R.R. Henry, S.J. Eggers. The Marion system for retargetable instruction scheduling, Proceedings of the Conference on Programming Language Design and Implementation, Toronto, Canada, June 1991.
12. J.C. Gyllenhaal, B.R. Rau, W.W. Hwu, HMDES Version 2.0 Specification, Technical Report IMPACT-96-3, The IMPACT Research Group, University of Illinois, Urbana, IL, 1996.
13. A.S. Terechko, E.J.D. Pol, J.T.J. van Eijndhoven, PRMDL: A machine description language for clustered VLIW architectures, Proceedings of European Design and Test Conference, Munich, Germany, March 2001.
14. C. Siska, A processor description language supporting retargetable multi-pipeline DSP program development tools, Proceedings of the 11th International Symposium on System Synthesis, Taiwan, China, December 1998.
15. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, A. Nicolau, Expression: A language for architecture exploration through compiler/simulator retargetability, Proceedings of Design Automation and Test in Europe, Munich, Germany, 1999.
16. S. Hanono, S. Devadas, Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator, Proceedings of the 35th Design Automation Conference, June 1998.
17. S. Rajagopalan, S.P. Rajan, G. Araujo, S. Rigo, S. Malik, Using the IMPACT VLIW compiler framework to implement a compiler for a fixed point DSP, Proceedings of the Fifth International Workshop on Software and Compilers for Embedded Systems (SCOPES), March 2001.
18. Lanneer D., Praet J.V., Kifli A., Schoofs K., Geurts W., Thoen F., Goossens G. CHESS: Retargetable code generation for embedded DSP processors, Code Generation for Embedded Processors. 1995;Kluwer, Boston, MA. pp. 85-102.
19. S. Liao, Code generation and optimization for embedded digital signal processors, PhD Thesis, Massachusetts Institute of Technology, Cambridge, MA, 1996.
20. Intel Corporation, IA-64 Application Developer's Architecture Guide, May 1999.
21. E. Stotzer, B. Huber, R. Tatge, A. Ward, Programming a VLIW DSP in assembly language, Proceedings of the Second International Workshop on Compiler and Architecture Support for Embedded Systems, October 1999.
22. S. Rajagopalan, M. Vachharajani, S. Malik, Handling irregular ILP within conventional VLIW schedulers using artificial resource constraints, Proceedings of CASES 2000, November 2000.
23. Black B., Shen J.P. Calibration of microprocessor performance models. IEEE Computer. 31:1998;59-65.
24. R. Desikan, D. Burger, S.W. Keckler, Measuring experimental error in microprocessor simulation, Proceedings of the 28th International Symposium on Computer Architecture, July 2001.
25. K. Chen, S. Malik, D. August, Retargetable static timing analysis for embedded software, Proceedings of the International Symposium on System Sciences (ISSS), 2001.