Handling irregular ILP within conventional VLIW schedulers using artificial resource constraints

Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2000, Pages 157-164

  Rajagopalan, Subramanian ^a   Vachharajani, Manish ^a   Malik, Sharad ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; EMBEDDED SYSTEMS; PROGRAM COMPILERS; RESOURCE ALLOCATION; SCHEDULING; VERY LONG INSTRUCTION WORD ARCHITECTURE;

ARTIFICAL RESOURCE CONSTRAINTS;

SYSTEMS ANALYSIS;

EID: 0034592585     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/354880.354902     Document Type: Conference Paper

References (11)

1. C.Liem. Retargetagble Code Generation for Digital Signal Processors. Kluwer Academic Publishers, 1997.
2. A. E. Eichenberger and E. S. Davidson. A reduced multipipeline machine description that preserves scheduling constraints. In Proceedings of the ACM SIGPLAN '96 conference on Programming language design and implementation(PLDI), pages 12-22, May 1996.
3. M. R. Garey and D. S. Johnson. Computers and Intractability A Guide to the Theory of NP-Completeness. W.H.Freeman and Company, 1979.
4. J. C. Gyllenhaal, W.-m. W. Hwu, and B. R. Rau. Hmdes version 2.0 specification. IMPACT Technical Report fMPACT-96-03, University of Illinois, Urbana IL, 1996.
5. L.T.Kou, L.J.Stockmeyer, and C.K.Wong. Covering of edges by cliques with regard to keyword conflicts and intersection graphs. Communications of the ACM, 1978.
6. A. Mehotra and M. A. Trick. A column generation approach for graph coloring. Technical report, GISA, 1995.
7. P. Marwedel and G.Goossens, editors. Code Generation for Embedded Processors. Kluwer Academic Publishers, 1995.
8. P.P. Chang, S.A.Mahlke, W.Y.Chen, N.J.Warter, and W.W.Hwu. Impact: An architectural framework for multiple-instruction-issue processors. In Proceedings of the 18th International Symposium on Computer Architecture.
9. B. Rau, V. Kathail, and S. Adithya. Machine-description driven compilers for epic processors. Technical report, Hewlett-Packard Laboratories, 1998.
10. A. Sudarsanam. Code Generation Libraries for Retargetable Compilation for Embedded Digital Signal Processors. PhD thesis, Princeton University, 1998.
11. A. H. Timmer, M. T. Strik, J. L. van Meerbergen, and J. A. Jess. Conflict modelling and instruction scheduling in code generation for in-house dsp cores. In Proceedings of the 32nd ACM/IEEE Design Automation Conference, 1995.