-
5
-
-
0030125280
-
Programmable weight building blocks for analog VLSI neural network processors
-
CHANG, R. C., SHEU, B. J., CHOI, J., AND CHEN, D. C.-H. 1996. Programmable weight building blocks for analog VLSI neural network processors. Analog Integrated Circ. Signal Process., 215-230.
-
(1996)
Analog Integrated Circ. Signal Process
, pp. 215-230
-
-
Chang, R.C.1
Sheu, B.J.2
Choi, J.3
Chen, D.C.-H.4
-
6
-
-
0004116989
-
-
MIT Press, Cambridge, Mass
-
CORMEN, T. H., LEISERSON, C. E., AND RIVEST, R. L. 1990. Introduction to Algorithms. MIT Press, Cambridge, Mass.
-
(1990)
Introduction to Algorithms
-
-
Cormen, T.H.1
Leiserson, C.E.2
Rivest, R.L.3
-
7
-
-
0032157832
-
Design approaches to field-programmable analog integrated circuits
-
D'MELLO, D. AND GULAK, G. 1998. Design approaches to field-programmable analog integrated circuits. Analog Integrated Circ. Signal Process. 17, 2, 7-34.
-
(1998)
Analog Integrated Circ. Signal Process
, vol.17
, Issue.2
, pp. 7-34
-
-
D'Mello, D.1
Gulak, G.2
-
8
-
-
0033717845
-
A heuristic technique for system-level architecture generation from signal flow graph representations of analog systems
-
DOBOLI, A., DHANWADA, N., AND VEMURI, R. 2000. A heuristic technique for system-level architecture generation from signal flow graph representations of analog systems. In Proceedings of ISCAS, vol. III, 181-184.
-
(2000)
Proceedings of ISCAS
, vol.3
, pp. 181-184
-
-
Doboli, A.1
Dhanwada, N.2
Vemuri, R.3
-
9
-
-
0024903880
-
Design of parallel hardware neural network systems from custom analog VLSI building block chips
-
EBERHARDT, S., DUONG, T., AND THAKOOR, A. 1989. Design of parallel hardware neural network systems from custom analog VLSI building block chips. In Proceedings of the IEEE INNS International Joint Conference on Neural Networks, 183-190.
-
(1989)
Proceedings of the IEEE INNS International Joint Conference on Neural Networks
, pp. 183-190
-
-
Eberhardt, S.1
Duong, T.2
Thakoor, A.3
-
10
-
-
0013530870
-
A field-programmable mixed-signal array architecture using antifuse interconnections
-
EDWARDS, R. T., STROHBEHN, K., AND JASKULEK, S. E. 2000. A field-programmable mixed-signal array architecture using antifuse interconnections. In Proceedings of ISCAS, 319322.
-
(2000)
Proceedings of ISCAS
, pp. 319-322
-
-
Edwards, R.T.1
Strohbehn, K.2
Jaskulek, S.E.3
-
11
-
-
0032156909
-
A current-mode based field-programmable analog array for signal processing applications
-
EMBABI, S. H. K., QUAN, X., N. OKI, A. M., AND SANCHEZ-SINENCIO, E. 1998. A current-mode based field-programmable analog array for signal processing applications. Analog Integrated Circ. Signal Process. 17, 2, 125-142.
-
(1998)
Analog Integrated Circ. Signal Process
, vol.17
, Issue.2
, pp. 125-142
-
-
Embabi, S.H.K.1
Quan, X.N.2
Oki, A.M.3
Sanchez-Sinencio, E.4
-
12
-
-
0013503217
-
-
FAST ANALOG SOLUTION, LTD. Available at http://www.fas.co.uk.
-
-
-
-
13
-
-
0030648540
-
A novel mixed signal programmable device with on-chip micro processor
-
FAURA, J., HORTON, C., DUONG, P. V., MADRENAS, J., AGUIRRE, M. A., AND INSENSER, J. M. 1997. A novel mixed signal programmable device with on-chip micro processor. In Proceedings of the Custom Integrated Circuits Conference, 103-106.
-
(1997)
Proceedings of the Custom Integrated Circuits Conference
, pp. 103-106
-
-
Faura, J.1
Horton, C.2
Duong, P.V.3
Madrenas, J.4
Aguirre, M.A.5
Insenser, J.M.6
-
14
-
-
0033349599
-
An FPGA/FPAA-based rapid prototyping environment for mixed signal systems
-
GANESAN, S. AND VEMURI, R. 1999a. An FPGA/FPAA-based rapid prototyping environment for mixed signal systems. In Proceedings of SPIE.
-
(1999)
Proceedings of SPIE
-
-
Ganesan, S.1
Vemuri, R.2
-
16
-
-
0003899595
-
Technology mapping and retargeting for field-programmable analog arrays
-
GANESAN, S. AND VEMURI, R. 2000. Technology mapping and retargeting for field-programmable analog arrays. In Proceedings of DATA 2000.
-
(2000)
Proceedings of DATA 2000
-
-
Ganesan, S.1
Vemuri, R.2
-
17
-
-
0013502109
-
-
University of Toronto
-
GAUDET, V. Available at http://www.eecg.toronto.edu/ṽgaudet/fpaa.html. University of Toronto.
-
-
-
Gaudet, V.1
-
19
-
-
0025702844
-
Voltage-tunable linear filters move onto a chip
-
GOODENOUGH, F. 1990. Voltage-tunable linear filters move onto a chip. Electron. Des.
-
(1990)
Electron. Des.
-
-
Goodenough, F.1
-
22
-
-
0013467964
-
-
McGraw-Hill, New York
-
HUELSMAN, L. P. 1970. Active Filters: Lumped, Distributed, Integrated, Digital, and Parametric. McGraw-Hill, New York
-
(1970)
Active Filters: Lumped, Distributed, Integrated, Digital, and Parametric
-
-
Huelsman, L.P.1
-
23
-
-
0032157732
-
The EPAC architecture: An expert cell approach to field programmable analog devices
-
KLEIN, H. W. 1998. The EPAC architecture: An expert cell approach to field programmable analog devices. Analog Integrated Circ. Signal Process. 17, 2, 91-103.
-
(1998)
Analog Integrated Circ. Signal Process
, vol.17
, Issue.2
, pp. 91-103
-
-
Klein, H.W.1
-
24
-
-
0032156874
-
A switched capacitor approach to field-programmable analog array (FPAA) design
-
KUTUK, H. AND KANG, S. 1998. A switched capacitor approach to field-programmable analog array (FPAA) design. Analog Integrated Circ. Signal Process. 17, 2, 51-65.
-
(1998)
Analog Integrated Circ. Signal Process
, vol.17
, Issue.2
, pp. 51-65
-
-
Kutuk, H.1
Kang, S.2
-
25
-
-
0013467752
-
-
LATTICE SEMICONDUCTOR INC. Available at http://www.latticesemi.com.
-
-
-
-
26
-
-
0032157579
-
A novel switched-capacitor based field-programmable analog array architecture
-
LEE, E. K. F. AND HUI, W. 1998. A novel switched-capacitor based field-programmable analog array architecture. Analog Integrated Circ. Signal Process. 17, 2, 35-50.
-
(1998)
Analog Integrated Circ. Signal Process
, vol.17
, Issue.2
, pp. 35-50
-
-
Lee, E.K.F.1
Hui, W.2
-
27
-
-
84990481755
-
A decomposition of a transfer function minimizing distortion and inband losses
-
LUEDER, E. 1970. A decomposition of a transfer function minimizing distortion and inband losses. Bell Syst. Tech. J., 456-469.
-
(1970)
Bell Syst. Tech. J.
, pp. 456-469
-
-
Lueder, E.1
-
28
-
-
0016647727
-
Optimization of the dynamic range and the nosie distance of RC-active filters by dynamic programming
-
LUEDER, E. 1975. Optimization of the dynamic range and the nosie distance of RC-active filters by dynamic programming. Circ. Theor. Appl. 3, 365-370.
-
(1975)
Circ. Theor. Appl.
, vol.3
, pp. 365-370
-
-
Lueder, E.1
-
31
-
-
0019603045
-
Scaling transformation of multiple-feedback filters
-
PERRY, D. J. 1981. Scaling transformation of multiple-feedback filters. IEE Proc. 128, 4, 176-179.
-
(1981)
IEE Proc.
, vol.128
, Issue.4
, pp. 176-179
-
-
Perry, D.J.1
-
33
-
-
0032157731
-
A current conveyor based field programmable analog array
-
PREMONT, C., GRISEL, R., ABOUCHI, N., AND CHANTE, J. 1998. A current conveyor based field programmable analog array. Analog Integrated Circ. Signal Process. 17, 2, 105-124.
-
(1998)
Analog Integrated Circ. Signal Process
, vol.17
, Issue.2
, pp. 105-124
-
-
Premont, C.1
Grisel, R.2
Abouchi, N.3
Chante, J.4
-
34
-
-
0031633025
-
A current-mode based field programmable analog array architecture for signal processing applications
-
QUAN, X., EMBABI, S. H. K., AND SANCHEZ-SINENCIO, E. 1998. A current-mode based field programmable analog array architecture for signal processing applications. In Proceedings of CICC, 277-280.
-
(1998)
Proceedings of CICC
, pp. 277-280
-
-
Quan, X.1
Embabi, S.H.K.2
Sanchez-Sinencio, E.3
-
35
-
-
0026263901
-
VLSI neurocomputing with analog programmable chips and digital systolic array chips
-
SHEU, B. J. 1991. VLSI neurocomputing with analog programmable chips and digital systolic array chips. In Proceedings of IEEE ISCAS, 1267-1270.
-
(1991)
Proceedings of IEEE ISCAS
, pp. 1267-1270
-
-
Sheu, B.J.1
-
36
-
-
0013531966
-
Optimization of dynamic range in cascade active filters
-
SNELGROVE, W. M. AND SEDRA, A. S. 1978. Optimization of dynamic range in cascade active filters. In Proceedings of ISCAS, 151-155.
-
(1978)
Proceedings of ISCAS
, pp. 151-155
-
-
Snelgrove, W.M.1
Sedra, A.S.2
-
38
-
-
0013468394
-
Analog digital development board for prototyping mixed signal circuits
-
WARECKI, S., PALUSINSKI, O. A., VRUDHULA, S. B. K., AND MENSCH, W. D. 2000. Analog digital development board for prototyping mixed signal circuits. In Proceedings of the Seventh International Conference on Mixed Design of Integrated Circuits and Systems, 86-90.
-
(2000)
Proceedings of the Seventh International Conference on Mixed Design of Integrated Circuits and Systems
, pp. 86-90
-
-
Warecki, S.1
Palusinski, O.A.2
Vrudhula, S.B.K.3
Mensch, W.D.4
-
40
-
-
0023030156
-
A methodology for automated layout of switched-capacitor filters
-
YAGHUTIEL, H., SANGIOVANNI-VINCENTELLI, A., AND GRAY, P. R. 1986. A methodology for automated layout of switched-capacitor filters. In Proceedings of the IEEE International Conference on Computer-Aided Design, 444-447.
-
(1986)
Proceedings of the IEEE International Conference on Computer-Aided Design
, pp. 444-447
-
-
Yaghutiel, H.1
Sangiovanni-Vincentelli, A.2
Gray, P.R.3
|