-
1
-
-
0027001107
-
Challenges and Advances in Electrical Interconnect Analysis
-
June
-
A. E. Ruehli and H. Heeb. "Challenges and Advances in Electrical Interconnect Analysis." in Proc. DAC'92, pp. 460-465, June 1992.
-
(1992)
Proc. DAC'92
, pp. 460-465
-
-
Ruehli, A.E.1
Heeb, H.2
-
2
-
-
0028494116
-
Mechatronics fills the breach
-
Aug.
-
R. Comerford. "Mechatronics fills the breach." IEEE Spectrum 31(8), pp. 46-49, Aug. 1994.
-
(1994)
IEEE Spectrum
, vol.31
, Issue.8
, pp. 46-49
-
-
Comerford, R.1
-
3
-
-
0022594491
-
A Tutorial - Computer-Aided Design of Analog Integrated Circuits
-
P. E. Allen. "A Tutorial - Computer-Aided Design of Analog Integrated Circuits." in Proc. CICC'86, pp.608-616, 1986.
-
(1986)
Proc. CICC'86
, pp. 608-616
-
-
Allen, P.E.1
-
4
-
-
0003785445
-
-
IEEE Standard 1076-1993, SH16840, IEEE Press
-
VHDL Language Reference Manual. IEEE Standard 1076-1993, SH16840, IEEE Press, 1993.
-
(1993)
VHDL Language Reference Manual
-
-
-
6
-
-
2342458963
-
VHDL: Towards a Unified View of Design
-
June
-
A. Dewey and A. J. de Geus. "VHDL: Towards a Unified View of Design." IEEE Design & Test of Computers 9(2), pp. 8-17, June 1992.
-
(1992)
IEEE Design & Test of Computers
, vol.9
, Issue.2
, pp. 8-17
-
-
Dewey, A.1
De Geus, A.J.2
-
8
-
-
17644437342
-
Analog Design Automation: Where Are We? Where Are We Going?
-
R. A. Rutenbar. "Analog Design Automation: Where Are We? Where Are We Going?" in Proc. CICC'93 pp. 13.1.1-13.1.8, 1993.
-
(1993)
Proc. CICC'93
, pp. 1311-1318
-
-
Rutenbar, R.A.1
-
10
-
-
2342561738
-
Applicability of Discrete Event Hardware Description Languages to the Design and Documentation of Electronic Analog Systems
-
A. Vachoux, et al. eds. Kluwer Academic Publishers
-
A. Dewey, "Applicability of Discrete Event Hardware Description Languages to the Design and Documentation of Electronic Analog Systems." in Current Issues in Electronic Modeling, Issue 10, A. Vachoux, et al. eds. Kluwer Academic Publishers, 1997.
-
(1997)
Current Issues in Electronic Modeling
, Issue.10 ISSUE
-
-
Dewey, A.1
-
12
-
-
2342514107
-
VHDL-A Design Objectives and Rationale
-
J.-M. Bergé et al. eds. Kluwer, Boston, MA, See also the VHDL 1076.1 Design Objective Document (DOD) v2.3, IEEE 1076.1 Working Group, October 1995, available through the Web
-
C.-J. R. Shi and A. Vachoux. "VHDL-A Design Objectives and Rationale." in Current Issues in Electronic Modeling, J.-M. Bergé et al. eds. pp. 1-30, Kluwer, Boston, MA, 1995. See also the VHDL 1076.1 Design Objective Document (DOD) v2.3, IEEE 1076.1 Working Group, October 1995, available through the Web (http://vhdl.org/vi/analog/).
-
(1995)
Current Issues in Electronic Modeling
, pp. 1-30
-
-
Shi, C.-J.R.1
Vachoux, A.2
-
13
-
-
0004058978
-
-
Kluwer, Boston, MA
-
R. A. Saleh, S.-J. Jou, and A. R. Newton. Mixed-Mode and Analog Multilevel Simulation. Kluwer, Boston, MA, 1994.
-
(1994)
Mixed-Mode and Analog Multilevel Simulation
-
-
Saleh, R.A.1
Jou, S.-J.2
Newton, A.R.3
|