Slope propagation in static timing analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 10, 2002, Pages 1180-1195

  Blaauw, David ^a,b   Zolotov, Vladimir ^a,c   Sundareswaran, Savithri ^a,c  

^a IEEE   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

^c MOTOROLA INC   (United States)

Author keywords

Delay computation; Performance verification; Static timing analysis

Indexed keywords

CIRCUIT DELAY; SLOPE PROPAGATION; SOFTWARE PACKAGE SPICE; STATIC TIMING ANALYSIS; TRANSITION SHIFT PROPERTY;

ALGORITHMS; CALCULATIONS; COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; ERRORS; OPTIMIZATION; THEOREM PROVING;

ELECTRIC NETWORK ANALYSIS;

EID: 0036810756     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.802274     Document Type: Article

References (34)

1. A. I. Kayssi, K. A. Sakallah, and T. N. Mudge, "The impact of signal transition time on path delay computation," IEEE Trans. Circuits and Systems, vol. 40, May 1993.
2. C. Visweswariah and A. R. Conn, "Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1999, pp. 244-251.
3. P. E. Gill, W. Murray, and M. H. Wright, Practical Optimization. New York: Academic, 1983.
4. R. B. Hitchcock, "Timing verification and the timing analysis program," in Proc. IEEE/ACM Design Automation Conf., 1982, pp. 594-604.
5. N. P. Jouppi, "Timing analysis for nMOS VLSI," in Proc. IEEE/ACM Design Automation Conf., 1983, pp. 411-418.
6. J. P. Fishburn and A. Dunlop, "TILOS: A posynomial programming approach to transistor sizing," in Int. Conf. Computer-Aided Design, Nov. 1985.
7. S. Devadas, K. Keutzer, and S. Malik, "Computation of floating mode delay in combinational circuit: Theory and algorithms," IEEE Trans. Computer-Aided Design, Dec. 1993.
8. Y. Kukimoto, W. Gosti, A. Saldanha, and R. Brayton, "Approximate timing analysis of combinatorial circuits under XBD0 model," in IEEE Int. Conf. Computer-Aided Design, 1997, pp. 176-181
9. H. Yalcin and J. P. Hayes, "Event propagation conditions in circuit delay computation," ACM Trans. Design Automat. Electronic Syst., July 1997.
10. S.-Z. Sun, D. H. C. Du, and H.-C. Chen, "Efficient timing analysis for CMOS circuits considering data dependent delays," in Proc. Int. Conf. Computer Design, 1994.
11. N. Nedenstierna and K. O. Jeppson, "CMOS circuit speed and buffer optimization," IEEE Trans. Computer-Aided Design Integrated Circuits Syst., vol. 6, pp. 270-281, Feb. 1987.
12. T. Sakurai and A. R. Newton, "Alpha-Power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
13. H.-Y. Chen and S. Dutta, "A timing model for static CMOS gates," in Proc. IEEE Int. Conf. Computer-Aided Design, 1989.
14. J. T. Kong and D. Overhauser, "Methods to improve digital MOS macromodel accuracy," IEEE Trans. Computer-Aided Design, vol. 14, pp. 868-881, July 1995.
15. T. Sakurai and A. R. Newton, "Delay analysis of series connected MOS-FETs," IEEE J. Solid-State Circuits, vol. 26. pp. 122-131, Feb. 1991.
16. D. H. C. Du, S. H. C. Yen, and S. Ghanta, On the General False Path Problem in Timing Analysis: DAC 1989, pp. 555-560.
17. P. C. McGeer and R. K. Brayton, "Efficient algorithms for computing the longest viable path in a combinational network," in Design Automation Conf., 1989, pp. 561-567.
18. H. Yalcin, J. P. Hayes, and K. A. Sakallah, "An approximate timing analysis of combinational circuits under XBD0 model," in Int. Conf. Computer-Aided Design, 1997, pp. 176-181.
19. K. P. Belkhale and A. J. Suess, "Timing analysis with known false subgraphs," in Int. Conf. Computer-Aided Design, 1995, pp. 736-739.
20. E. Goldberg and A. Saldanha, "Timing analysis with implicitly specified false path," in Proc. Int. Workshop Timing Issues Specification and Synthesis of Digital Designs, 1999, Paper TAU99.
21. V. Chandramouli and K. A. Sakallah, "Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time," in Proc. Design Automation Conf., 1996.
22. Y.-H. Jun, K. Jun, and S.-B. Park, "An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation," IEEE Trans. Computer-Aided Design, vol. 9, no. 6, pp. 1027-1032, 1989.
23. A. Nabavi-Lishi and N. C. Rumin, "Inverter models of CMOS gates for supply current and delay evaluation," IEEE Trans. Computer-Aided Design, vol. 13, no. 10, pp. 1271-1279, 1994.
24. D. Blaauw, R. Panda, and A. Das, "Removing user-specified false paths from timing graphs," in Proc. Design Automation Conf., 2000, pp. 270-273.
25. S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S.-M. Kang, "An exact solution to the transistor sizing problem for CMOS circuits using convex optimization," IEEE Trans. Computer-Aided Design, vol. 12, no. 11, pp. 1621-1634.
26. TM microprocessor," in Proc. Int. Conf. Computer Design, 1997, pp. 143-148.
27. G. De Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw Hill, 1994.
28. A. Vittal, L. H. Chen, M. Marek-Sadowska, K.-P. Wang, and S. Yang, "Crosstalk in VLSI interconnections," Trans. on Computer-Aided Design, vol. 18, pp. 1817-1824, Dec. 1999.
29. A. B. Kahng, S. Muddu, and E. Sarto, "On switching factor based analysis of coupled RC interconnects," in Proc. IEEE/ACM Design Automation Conf., 2000, pp. 79-84.
30. P. D. Gross, R. Arunachalam, K. Rajagopal, and L. T. Pileggi, "Determination of worst-case aggressor alignment for delay calculation," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1998, pp. 212-219.
31. S. Sapatnekar, "Capturing the effect of crosstalk on delay," in Proc. VLSI Design 2000, Jan. 2000, pp. 364-369.
32. Y. Sasaki and G. De. Micheli, "Crosstalk delay analysis using relative window method," in IEEE Int. ASIC/SOC Conf., 1999, pp. 9-13.
33. R. Levy, D. Blaauw, G. Braca, A. Dasgupta, A. Grinshpon, C. Oh, B. Orshav, S. Sirichotiyakul, and V. Zolotov, "Clarinet: A noise analysis tool for deep submicron design," in Proc. IEEE/ACM Design Automation Conf., June 2000, pp. 233-238.
34. S. Sirichotiyakul, D. Blaauw, C. Oh, R. Levy, V. Zolotov, and J. Zuo, "Driver modeling and alignment for worst-case delay noise," in IEEE/ACM Design Automation Conf., 2001.