A framework for modeling and estimating the energy dissipation of VLIW-based embedded systems

Design Automation for Embedded Systems

Volumn 7, Issue 3, 2002, Pages 183-203

  Benini, L ^a   Bruni, D ^a   Chinosi, M ^b   Silvano, C ^c   Zaccaria, V ^d   Zafalon, R ^b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b STMICROELECTRONICS   (Italy)

^c UNIVERSITY OF MILAN   (Italy)

^d POLITECNICO DI MILANO   (Italy)

Author keywords

Embedded systems; Power estimation; VLIW architectures

Indexed keywords

CACHE MEMORY; COMPUTER SIMULATION; COMPUTER SOFTWARE; ELECTRIC POWER UTILIZATION; ENERGY DISSIPATION; GATES (TRANSISTOR); MICROELECTRONICS; MULTIMEDIA SYSTEMS; VERY LONG INSTRUCTION WORD ARCHITECTURE;

POWER ESTIMATION;

EMBEDDED SYSTEMS;

EID: 0036794040     PISSN: 09295585     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1019722105713     Document Type: Article

References (26)

1. Nishitani, T. Low-Power Architectures for Programmable Multimedia Processors, IEICE Transactions Fundamentals, vol. E82-A, no. 2, pp. 184-196, Feb. 1999.
2. Landman, P. High-Level Power Estimation. In Proceedings of ISLPED, pp. 29-35, 1996.
3. Macii, E., M. Pedram, and F. Somenzi. High-Level Power Modeling, Estimation and Optimization, IEEE Transactions on CAD, vol. 17, no. 11, pp. 1061-1079, 1998.
4. Tiwari, V., S. Malik, and A. Wolfe. Power Analysis of Embedded Software: A First Step Towards Software Power Minimization, IEEE Transactions on VLSI Systems, vol. 2, no. 4, pp. 437-445, Dec. 1994.
5. Li, Y. and J. Henkel. A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems. In Design Automation Conference, pp. 188-193, June 1998.
6. Simunic, T., L. Benini, and G. De Micheli. Cycle-Accurate Simulation of Energy Consumption in Embedded Systems. In Design Automation Conference, pp. 867-872, June 1999.
7. Lajolo, M., A. Raghunathan, S. Dey, and L. Lavagno. Efficient Power Co-Estimation Techniques for System-on-Chip Design. In Design, Automation and Test in Europe Conference, pp. 27-34, March 2000.
8. Givargis, T., F. Vahid, and J. Henkel. Fast Cache and Bus Power Estimation for Parameterized System-on-Chip Design. In Design Automation and Test in Europe Conference, pp. 333-338, March 2000.
9. Liu, D. and C. Svensson. Power Consumption Estimation in CMOS VLSI Chips, IEEE Journal of Solid-State Circuits, vol. 29, no. 6, pp. 663-670, June 1994.
10. Evans, R. and P. Franzon. Energy Consumption Modeling and Optimization for SRAM's, IEEE Journal of Solid-State Circuits, vol. 30, no. 5, pp. 571-579, May 1995.
11. Landman, P. and J. Rabaey. Architectural Power Analysis: The Dual Bit Type Method, IEEE Transactions on VLSI, vol. 3, no. 2, pp. 173-187, June 1995.
12. Kamble, M. and K. Ghose. Analytical Energy Dissipation Models for Low Power Caches. In International Symposium on Low Power Electronics and Design, pp. 143-148, August 1997.
13. Coumeri, S. and D. Thomas. Memory Modeling for System Synthesis, IEEE Transactions on VLSI, vol 8, no. 3, pp. 327-334, June 2000.
14. Ye, W., N. Vijaykrishna, M. Kandemir, and M. Irwin. The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool. In Design Automation Conference, pp. 340-345, June 2000.
15. Brooks, D., V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimization. In International Symposium on Computer Architecture, pp. 83-94, June 2000.
16. Brooks, D. et al. Power-Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, vol. 20, no. 6, pp. 26-44, Nov./Dec. 2000.
17. Faraboschi, P., G. Brown, J. Fisher, G. Desoli, and F. Homewood. Lx: A Technology Platform for Customizable VLIW Embedded Processing. In International Symposium on Computer Architecture, pp. 203-213, June 2000.
18. Zafalon, R., M. Rossello, E. Macii, and M. Poncino. Power Macromodeling for a High Quality RT-Level Power Estimation. In ISQED 2000: IEEE International Symposium on Quality Electronic Design, San Jose, CA, pp. 59-63, March 2000.
19. Sami, M., D. Sciuto, C. Silvano, and V. Zaccaria. Power Exploration for Embedded VLIW Architectures. ICCAD-2000: IEEE/ACM Int. Conference on Compuer Aided Design, San Jose, CA, pp. 498-503, Nov. 5-9, 2000.
20. Zyuban, V. and P. Kogge. The Energy Complexity of Register Files. In International Symposium on Low Power Electronics and Design, pp. 305-310, August 1998.
21. Lowney, P. G. The Multiflow Trace Scheduling Compiler, Journal of Supercomputing, vol. 7, no. 1/2, pp. 51-142.
22. Vijaykrishnan, N., M. Kandemir, M. Irwin, H. Kim, and W. Ye. Energy-Driven Integrated Hardware-Software Optimizations Using SimplePower. In ISCA 2000: 2000 International Symposium on Computer Architecture, Vancouver BC, Canada, 2000.
23. Brooks, D., V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In ISCA 2000: 2000 International Symposium on Computer Architecture. Vancouver BC, Canada, pp. 83-94, 2000.
24. Lee, M.T.-C., V. Tiwari, S. Malik and M. Fujita. Power Analysis and Minimization Techinques for Embedded DSP Software, IEEE Trans. VLSI System, vol. 5, no. 1, pp. 123-135, Mar. 1997.
25. Joseph, R. and M. Martonosi. Run-Time Power Estimation in High Performance Microprocessors. In Low Power Electronics and Design, International Symposium on, 2001, pp. 135-140, August 2001.
26. Stanley-Marbell, P. and M. S. Hsiao. Fast, Flexible, Cycle-Accurate Energy Estimation. In Low Power Electronics and Design, International Symposium on, 2001, pp. 141-146, August 2001.