A polymorphous computing fabric

IEEE Micro

Volumn 22, Issue 5, 2002, Pages 56-68

  Wolinski, Christophe ^a,b   Gokhale, Maya ^b   McCabe, Kevin ^b  

^a UNIVERSITÉ DE RENNES 1   (France)

^b LOS ALAMOS NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; DIGITAL SIGNAL PROCESSING; IMAGE ANALYSIS; MATHEMATICAL TRANSFORMATIONS; MICROPROCESSOR CHIPS;

COMPUTING FABRICS;

COMPUTER ARCHITECTURE;

EID: 0036761463     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2002.1044300     Document Type: Article

References (13)

1. J. von Neumann and A. Burks, Theory of Self-Reproducing Automata, Univ. Illinois Press, Urbana, 1966.
2. J. Vuillemin et al., "Programmable Active Memories: Reconfigurable Systems Come of Age," IEEE Trans. VLSI Systems, vol. 4, no. 1, Mar. 1996, pp. 56-69.
3. T. Miyamori, "A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications," Proc. 6th IEEE Symp. Field-Programmable Custom Computing Machines (FCCM), IEEE CS Press, Los Alamitos, Calif., 1998, pp. 2-11.
4. C.E.D.C. Green and P. Franklin, "RaPiD-Reconfigurable Pipelined Data Path," Field-Programmable Logic: Smart Applications, New Paradigms, and Compilers: 6th Int'l Workshop Field-Programmable Logic and Applications, R.W. Hartenstein and M. Glesner, eds., Springer-Verlag, Heidelberg, Germany, 1998, pp. 126-135.
5. J.R. Hauser and J. Wawrzynek, "GARP: A MIPS Processor with a Reconfigurable Coprocessor," Proc. 5th IEEE Symp. Field-Programmable Custom Computing Machines (FCCM), IEEE CS Press, Los Alamitos, Calif., 1997, pp. 24-43.
6. E. Waingold et al., "Baring It All to Software: Raw Machines," Computer, vol. 30, no. 9, Sept. 1997, pp. 86-93.
7. V. Baumgarte et al., "PACT XPP: A Self-Reconfigurable Data Processing Architecture," Proc. 1st Int'l Conf. Eng. of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, Las Vegas, Nev., 2001, pp. 64-71.
8. M. Gokhale et al., "Experience with a Hybrid Processor: K-Means Clustering," to be published in J. Supercomputing, 2003; http://rcc.lanl.gov/Imaging/docs/hybrid-kmeans-jofs-2002.pdf.
9. S. Hauck et al., "The Chimaera Reconfigurable Function Unit," Proc. 5th IEEE Symp. Field-Programmable Custom Computing Machines (FCCM), IEEE CS Press, Los Alamitos, Calif., 1997, pp. 87-96.
10. R. Gonzalez, "Xtensa: A Configurable and Extensible Processor," IEEE Micro, vol. 20, no. 2, Mar.-Apr. 2000, pp. 60-70.
11. C. Rupp et al., "The Napa Adaptive Processing Architecture," Proc. 6th IEEE Symp. Field-Programmable Custom Computing Machines (FCCM), IEEE CS Press, Los Alamitos, Calif., 1998, pp. 28-37.
12. F. Gunnarsson et al., "Implementing High Speed Matrix Processing on a Reconfigurable Parallel Dataflow Processor," Proc. 2nd Int'l Conf. Eng. of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, Las Vegas, Nev., 2002, pp. 74-83.
13. M.B. Gokhale et al., "Stream-Oriented FPGA Computing in the Streams-C High Level Language," Proc. 8th IEEE Symp. Field-Programmable Custom Computing Machines (FCCM), IEEE CS Press, Los Alamitos, Calif., 2000, pp. 49-56.