Energy estimation and optimization of embedded VLIW processors based on instruction clustering

Proceedings-Design Automation Conference

Volumn , Issue , 2002, Pages 886-891

  Bona, A ^a   Sami, M ^b   Sciuto, D ^b   Silvano, C ^c   Zaccaria, V ^b   Zafalon, R ^d  

^a ALaRI USI   (Switzerland)

^b POLITECNICO DI MILANO   (Italy)

^c UNIVERSITY OF MILAN   (Italy)

^d STMICROELECTRONICS   (Italy)

Author keywords

Power estimation; Vliw architectures

Indexed keywords

INSTRUCTION CLUSTERING;

ALGORITHMS; EMBEDDED SYSTEMS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; VERY LONG INSTRUCTION WORD ARCHITECTURE;

PROGRAM PROCESSORS;

EID: 0036051133     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2002.1012747     Document Type: Article

References (19)

1. A power modeling and estimation framework for VLIW-based embedded systems
2. Instruction level power estimation for embedded VLIW cores
3. Power exploration for embedded VLIW architectures
4. Lx: A technology platform for customizable vliw embedded processing
5. Power analysis and minimization techniques for embedded dsp software
6. Power analysis of embedded software: A first step towards software power minimization
7. Instruction level power analysis and optimization of software
8. Software power estimation and optimization for high performance, 32-bit embedded processors
9. A data dependent approach to instruction level power estimation
10. Modeling inter-instruction energy effects in a digital signal processor
11. Code transformations for embedded multimedia applications: Impact of power and performance
12. Techniques for low energy software
13. Compiler optimization on instruction scheduling for low power
14. Instruction scheduling based on energy and performance constraints
15. Data clustering: A review
16. Cycle-accurate macromodels for rt-level power analysis
17. The multiflow trace scheduling compiler
18. Mediabench: A tool for evaluating multimedia and communication systems