Reducing energy dissipation of frame memory by adaptive bit-width compression

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 12, Issue 8, 2002, Pages 713-718

  Moshnyaga, Vasily G ^a  

^a FUKUOKA UNIVERSITY   (Japan)

Author keywords

Bit compression; Frame memory; Low power design; Video encoders

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DATA COMPRESSION; IMAGE CODING; OPTIMIZATION;

VIDEO ENCODERS;

DATA STORAGE EQUIPMENT;

EID: 0036687131     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2002.800858     Document Type: Article

References (18)

1. A chip set for programmable real-time MPEG2 MP@ML video encoder
2. MPEG2 encoding LSI's about to change audiovisual equipment for household use
3. Techniques to reduce power in fast wide memories
4. Design of low-power video decompression chip set for portable applications
5. Low power memory design
6. A 30 ns 256 Mb DRAM with multi-derided array structure
7. The energy efficiency of IRAM architectures
8. Low-power and high-speed advantages of DRAM-logic integration for multimedia systems
9. Power efficient data storage and transfer methodologies: Current solutions and remaining problems
10. Low-power motion estimation design using adaptive pixel truncation
11. An MAB truncation scheme for low-power video processors
12. Reducing powery optimizing the necessary precision range of floating point arithmetic
13. Bus-invert coding for low-power I/O
14. Low-power encodings for global communication in CMOS VLSI
15. Working zone encoding for reducing the energy in microprocessor address busses
16. Reducing power consumption of core based systems by address bus encoding
17. Conforming in-verted data store for low power memory
18. Dynamic zero compression for cache energy reduction