Low-power and high-speed advantages of dramlogic integration for multimedia systems

IEICE Transactions on Electronics

Volumn E80-C, Issue 12, 1997, Pages 1523-1531

  Watanabei, Takao ^a  

^a HITACHI LTD   (Japan)

Author keywords

Computer graphics, main memory; Dram integrated chip; Embedded dram

Indexed keywords

CAPACITANCE; COMPUTER ARCHITECTURE; DIGITAL COMMUNICATION SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; LOGIC DEVICES; PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS; THREE DIMENSIONAL COMPUTER GRAPHICS;

DYNAMIC RANDOM ACCESS MEMORY (DRAM);

RANDOM ACCESS STORAGE;

EID: 0031370567     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (18)

1. K. Sawada, T. Sakurai, K. Nogami, T. lizuka, Y. Uchino, Y. Tanaka, T. Kobayashi, K. Kawagai, E, Ban, Y. Shiotari, Y. Itabashi, and S. Kohyama, "A 72-K CMOS channelless gate array with embedded 1-Mbit dynamic RAM," CICC Digest, pp. 20.3.1-4, May 1988
2. D. G. Elliott, W. M. Snelgrove, and M. Stumm, "Computational RAM: A memory-SIMD hybrid and its application to DSP," CICC Digest, pp. 36.6.1-4, May 1992
3. T. Watanabe, K. Kimura, M. Aoki, T. Sakata, and K. Itoh, "1.5-V digital chip for a 106 -synapse neural network," International Joint Conference on Neural Networks, Baltimore, Digest II, pp. 7-12, June 1992
4. T. Watanabe, K. Kimura, M. Aoki, T. Sakata, and K. Itoh, "1.5-V digital chip architecture for a I06 -synapse neural network," IEEE Trans. Neural Networks, vol. 4, no. 3, pp. 387-393, May 1993
5. T. Watanabe, K. Ayukawa, and Y. Nakagome, "3-D CG media chip: An experimental single-chip architecture for three-dimensional computer graphics," IEICE Trans. Electron., vol. E77-C, no. 12, pp. 1181-1187, Dec. 1994.
6. S. Miyano, K. Numata, K. Sato, T. Yabe, M. Wada, R. Haga, M. Enkaku, M. Shiochi, Y. Kawashima, M. Iwase, M. Ohgata, J. Kumagai, T. Yoshida, M. Sakurai, S. Kaki, N. Yanagiya, H. Shnya, T. Furuyama, P. Hansen, M. Hannah, M. Nagy, A. Nagarajan, and M. Rungsea, "A 1.6-GB/s data-transfer-rate 8-Mb embedded DRAM," ISSCC95, Digest, pp. 300-301, Feb. 1995.
7. K. Inoue, H. Nakamura, H. Kawai, T. Tani, Y. Sakemi, H. Matsuoka, M. Ishikawa, J. Matsumoto, K. Yamamoto, K. Takahashi, M. Yamawaki, E. Yokomoto, C. A. Hart, J. Lin, K. Ishihara, and K. Shimotori, "A 10-Mb 3-D frame buffer memory with Z-compare and alpha-blend units," 1SSCC95, Digest, pp. 302-303, Feb. 1995.
8. T. Sunaga, H. Miyatake, K. Kitamura, K. Kasuya, T. Saitoh, M. Tanaka, N. Tanigaki, Y. Mori, and N. Yamasaki, "DRAM macros for ASIC chips," IEEE J. Solid-State Circuits, vol.30, no. 9, pp. 1006-1014, Sept. 1995
9. Y. Aimoto, T. Kimura, Y. Yabe, H. Heiuchi, Y. Nakazawa, M. Motomura, T. Koga, Y. Fujita, M. Hamada, T. Tanigawa, H. Nobusawa, and K. Koyama, "A 7.68-G1PS 3.84-GB/s 1-W parallel image-processing RAM integrating a 16-Mb DRAM and 128 processors," ISSCC96, Digest, pp. 372-373, Feb. 1996
10. T. Shimizu, J. Korematu, M. Satou, H. Kondo, S. Iwata, K. Sawai, N. Okumura, K. Ishimi, Y. Nakamoto, M. Kumanoya, K. Dosaka, A. Yamazaki, Y. Ajioka, H. Tsubota, Y. Nunomura, T. Urabe, J. Hinata, and K. Saitoh, "A multimedia 32-b RISC microprocessor with 16-Mb DRAM," ISSCC96, Digest, pp. 216-217, Feb. 1996
11. [ll] T. Watanabe, R. Fujita, K. Yanagisawa, H. Tanaka, K. Ayukawa, M. Soga, Y. Tanaka, Y. Sugie, and Y. Nakagome, "Modular architecture for a 6.4-Gbyte/s, 8-Mbit media chip," 1996 Symposium on VLSI Circuits, Digest, P. 4.4, June 1996
12. D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, "Intelligent RAM (IRAM): Chips that remember and compute," ISSCC97, Digest, pp. 224-225, Feb. 1997
13. K. Murakami, S. Shirakawa, and H. Miyajima, "Parallel Processing RAM chip with 256Mb DRAM and quad processors," ISSCC97, Digest, pp. 228-229, Feb. 1997
14. T. Watanabe, R. Fujita, K. Yanagisawa, H. Tanaka, K. Ayukawa, M. Soga, Y. Tanaka, Y. Sugie, and Y. Nakagome, "A modular architecture for a 6.4-Gbyte/s, 8Mbit DRAM-integrated media chip," IEEE J. Solid-State Circuits, vol.32, no. 5, pp. 635-641, May 1997
15. T. Watanabe, M. Aoki, K. Kimura, T. Sakata, and K. Itoh, "The advantages of a DRAM-based digital architecture for low-power, large-scale neuro-chips," IEICE Trans. Electron., vol. E76-C, no. 7, pp. 1206-1214, July 1993
16. K. Itoh, Y. Nakagome, S. Kimura, and T. Watanabe, "Limitations and challenges of multi-gigabit DRAM circuit," 1996 Symposium on VLSI Circuits, Digest, P. 1. 1, June 1996
17. K. Ayukawa, T. Watanabe, and S. Narita, "An Accesssequence control scheme to enhance random access performance of embedded DRAMs," 1997 Symposium on VLSI Circuits, Digest, P. 8-3, June 1997
18. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS degital design," IEEE J. Solid-State Circuits, vol.27, no. 4, pp. 473-484, April 1992.