Multicore system-on-chip architecture for MPEG-4 streaming video

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 12, Issue 8, 2002, Pages 688-699

  Bereković, Mladen ^a,b   Stolberg, Hans Joachim ^a,b   Pirsch, Peter ^a,b  

^a IEEE   (Germany)

^b LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

Computer architecture; Digital signal processors; Very large scale integration; Video signal processing

Indexed keywords

SYSTEM-ON-CHIP ARCHITECTURE;

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; COMPUTER SOFTWARE; DECODING; DIGITAL SIGNAL PROCESSING; DIGITAL TELEVISION; OPTIMIZATION; VIDEO SIGNAL PROCESSING; VLSI CIRCUITS;

COMPUTER ARCHITECTURE;

EID: 0036686464     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2002.800860     Document Type: Article

References (37)

1. The MPEG-4 multimedia coding standard: Algorithms, architectures and applications
2. MPEG video decoding with the UltraSPARC visual instruction set
3. Complexity analysis of the emerging MPEG-4 standard as a basis for VLSI implementation
4. Implementing real-time video on multimedia processors by complexity prediction techniques
5. Open multimedia application platform: Enabling multimedia applications in third generation wireless terminals through a combined RISC/DSP architecture
6. A low-power programmable DSP core architecture for 3G mobile terminals
7. Multimedia processors
8. Subword parallelism with MAX-2
9. A platform-independent methodology for performance estimation of multimedia applications
10. The MPEG-4 advanced simple profile-A complexity study
11. Fast 2D IDCT implementation with multimedia instructions for a software MPEG-2 decoder
12. Decoder complexity and performance comparison of matching pursuit and DCT-based MPEG-4 video codecs
13. Designing low-power circuits: Practical recipes
14. VLSI implementations of image and video multimedia processing systems
15. An architectural overview of the programmable multimedia processor TM-1
16. The VelociTI architecture of the TMS320C6x
17. A VLSI-based MIMD architecture of a multiprocessors system for real-time video processing applications
18. Instruction set extensions for MPEG-4 video
19. The M-PIRE MPEG-4 codec DSP and its macroblock engine
20. An algorithm-hardware-system approach to VLIW multimedia processors
21. A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs
22. Data cache and direct memory access in programming mediaprocessors
23. Mapping of application software to the multimedia instructions on general-purpose microprocessors
24. V830A/V: Embedded multimedia superscalar RISC processor
25. High VelociTI processing
26. Code positioning to reduce instruction cache misses in signal processing applications on multimedia RISC processors