Power and performance exploration of embedded systems executing multimedia kernels

IEE Proceedings: Computers and Digital Techniques

Volumn 149, Issue 4, 2002, Pages 164-172

  Dasygenis, M ^a   Kroupis, N ^a   Tatas, K ^a   Argyriou, A ^a   Soudris, D ^a   Thanailakis, A ^a  

^a DEMOCRITUS UNIVERSITY OF THRACE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUFFER STORAGE; ENERGY UTILIZATION; MULTIMEDIA SYSTEMS; OPTIMIZATION; SYSTEMS ANALYSIS;

MULTIMEDIA KERNELS; POWER EXPLORATION;

EMBEDDED SYSTEMS;

EID: 0036630503     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:20020468     Document Type: Conference Paper

References (28)

1. Data and memory optimizations for embedded systems
2. A methodology for power efficient partitioning of data-dominated algorithm specifications within performance constraints
3. Reducing memory requirements of nested loops for embedded systems
4. Code Transformations for embedded multimedia applications: Impact on power and performance
5. Data-reuse exploration for low-power realization of multimedia applications on embedded cores
6. Data-reuse and parallel embedded architectures for low-power, real-time multimedia applications
7. The filter cache: An energy efficient memory structure
8. Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors
9. A code transformation-based methodology for improving I-cache performance of DSP applications
10. I-CoPES: Fast instruction code placement for embedded systems to improve performance and energy efficiency
11. Low energy clustered instruction fetch and split loop cache architecture for long instruction word processors
12. MPEG-4 video and image coding on digital signal processors
13. System-level energy-delay exploration for multimedia applications on embedded cores with hardware cache
14. Memory design and exploration for low power, embedded systems
15. Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation
16. Application-specific memory management for embedded systems using software controlled caches
17. Reducing memory requirements of nested loops for embedded systems
18. Data-reuse exploration of multimedia applications on programmable processor cores
19. System-level data-flow transformations exploration and power-area trade-offs demonstrated on video codes
20. Formalized methodology for data reuse: Exploration for low-power hierarchical memory mappings
21. Cache design trade-offs for power and performance optimization: A case study
22. A memory management approach for efficient implementation of multimedia kernels on programmable architectures