Formal verification of out-of-order execution with incremental flushing

Formal Methods in System Design

Volumn 20, Issue 2, 2002, Pages 139-158

  Jones, Robert B ^a   Skakkebæk, Jens U ^b   Dill, David L ^c  

^a INTEL CORPORATION   (United States)

^b Adomo   (United States)

^c STANFORD UNIVERSITY   (United States)

Author keywords

Abstraction; Formal verification; Incremental flushing; Microprocessor; Out of order execution; Self consistency; Theorem proving; Validity checking

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER AIDED LOGIC DESIGN; FORMAL LOGIC; MICROPROCESSOR CHIPS; REDUCED INSTRUCTION SET COMPUTING; THEOREM PROVING;

FORMAL VERIFICATION; INCREMENTAL FLUSHING; OUT OF ORDER EXECUTION; SELF CONSISTENCY; VALIDITY CHECKING;

DESIGN FOR TESTABILITY;

EID: 0036500362     PISSN: 09259856     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1014118529369     Document Type: Article

References (22)

1. The existence of refinement mappings
2. A comparison of two verification methods for speculative instruction execution with exceptions
3. Validity checking for combinations of theories with equality
4. Combining symbolic model checking with uninterpreted functions for out-of-order processor verification
5. Techniques for verifying superscalar microprocessors
6. Automatic verification of microprocessor control
7. Verifying out-of-order executions
8. You assume, we guarantee: Methodology and case studies
9. Verifying advanced microarchitectures that support speculation and exceptions
10. Decomposing the proof of correctness of pipelined microprocessors
11. Applications of symbolic simulation to the formal verification of microprocessors
12. Efficient validity checking for processor verification
13. Self consistency checking
14. Reducing manual abstraction in formal verification of out-of-order execution
15. Verification of an implementation of Tomasulo's algorithm by compositional model checking
16. An algebraic definition of simulation between programs
17. Formal verification of an advanced pipelined machine
18. Trace table based approach for pipelined microprocessor verification
19. Formal verification of out-of-order execution using incremental flashing
20. Out-of-order model and SVC proofs
21. An efficient algorithm for exploiting multiple arithmetic units
22. Mechanically checking a lemma used in an automatic verification tool