메뉴 건너뛰기




Volumn , Issue , 2002, Pages 278-283

Planarization yield limiters for wafer-scale 3D ICs

Author keywords

3D ICs; CMP; Global planarity; Test structure; Yield

Indexed keywords

CHEMICAL VAPOR DEPOSITION; CHIP SCALE PACKAGES; MICROELECTRONIC PROCESSING; MONOLITHIC INTEGRATED CIRCUITS; THREE DIMENSIONAL; TWO DIMENSIONAL; WSI CIRCUITS;

EID: 0036076323     PISSN: 1523553X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (2)

References (21)
  • 11
    • 33646135577 scopus 로고    scopus 로고
  • 12
    • 33646149791 scopus 로고    scopus 로고


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.