|
Volumn , Issue , 2002, Pages 278-283
|
Planarization yield limiters for wafer-scale 3D ICs
a a a a a a |
Author keywords
3D ICs; CMP; Global planarity; Test structure; Yield
|
Indexed keywords
CHEMICAL VAPOR DEPOSITION;
CHIP SCALE PACKAGES;
MICROELECTRONIC PROCESSING;
MONOLITHIC INTEGRATED CIRCUITS;
THREE DIMENSIONAL;
TWO DIMENSIONAL;
WSI CIRCUITS;
CHEMICAL-MECHANICAL PLANARIZATION;
PLANARIZATION YIELD LIMITERS;
THREE DIMENSIONAL INTEGRATED CIRCUITS;
THREE DIMENSIONAL PROCESSING;
TWO DIMENSIONAL PROCESSING;
INTEGRATED CIRCUIT TESTING;
|
EID: 0036076323
PISSN: 1523553X
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (2)
|
References (21)
|