Wire-length distribution of three-dimensional integrated circuits

Proceedings of the IEEE 1999 International Interconnect Technology Conference, IITC 1999

Volumn , Issue , 1999, Pages 233-235

  Rahman, Arifur ^a   Fan, Andy ^a   Chung, James ^b   Reif, Rafael ^a  

^a Massachusetts Institute of Technology Cambridge   (United States)

^b MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT INTERCONNECTS; INTEGRATION; TIMING CIRCUITS; WIRE;

3-D INTEGRATION; GLOBAL WIRES; LENGTH DISTRIBUTIONS; THREEDIMENSIONAL (3-D); WIRE LENGTH DISTRIBUTION;

THREE DIMENSIONAL INTEGRATED CIRCUITS;

EID: 85013949634     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IITC.1999.787131     Document Type: Conference Paper

References (10)

1. Jeffrey A. Davis, Vivek K. De and James Meindl, IEEE TED, vol. 45, pp. 580-589, March 1998.
2. M. T. Bohr, IEDM Technical Digest, pp 241-244, 1995.
3. SIA Roadmap, 1997.
4. Bernard S. Landman and Roy L. Russo, IEEE Trans. Computers, Vol. 20, pp. 1469-1479, Dec. 1971.
5. H. G. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Addison-Wesley, 1990.
6. S. F. Al-sarawi, D. Abbott, and P. D. Franzon, IEEE CPMT, vol. 21, pp. 2-14, 1998.
7. P. Ramm et al., Microelectronic Engineering, vol. 37/38, pp. 39-47, 1997.
8. Jeffrey A. Davis, Vivek K. De and James Meindl, IEEE TED, vol. 45, pp. 590-597, March 1998.
9. T. Sakurai, IEEE TED, vol. 40, pp. 118-124, 1993.
10. G. A. Sai-Halasz, Proc. of The IEEE, Vol. 83, pp. 20-36, 1995.