Energy frugal tags in reprogrammable I-caches for application-specific embedded processors

Hardware/Software Codesign - Proceedings of the International Workshop

Volumn , Issue , 2002, Pages 181-186

  Petrov, Peter ^a   Orailoglu, Alex ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATIVE STORAGE; CODES (SYMBOLS); COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; ENERGY DISSIPATION; OPTIMIZATION; PROGRAM PROCESSORS; SOFTWARE ENGINEERING;

APPLICATION SPECIFIC EMBEDDED PROCESSORS; CODE LAYOUT STRUCTURE; ENERGY MINIMIZATION TECHNIQUE; INSTRUCTION CACHE;

CACHE MEMORY;

EID: 0036042331     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774789.774826     Document Type: Conference Paper

References (18)

1. Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation
2. Analytical energy dissipation models for low-power caches
3. Using dynamic cache management techniques to reduce energy in a high-performance processor
4. Way memorization to reduce fetch energy in instruction caches
5. The span cache: Software controlled tag checks and cache line size
6. Hardware-software co-design of embedded systems
7. Performance and power effectiveness in embedded processors - Customizable partitioned caches
8. Reducing the frequency of tag compares for low power I-cache designs
9. The filter cache: An energy efficient memory structure
10. Sh3: High code density, low power
11. Way-predicting set-associative cache for high-performance and low energy consumption
12. A 160Mhz, 32b 0.5W CMOS RISC microprocesso
13. Profile guided code positioning
14. A detailed transistor-level energy model for SRAM-based caches
15. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems
16. The simplescalar tool set, version 2.0
17. An integrated cache timing and power model