Characterizing the d-TLB behavior of SPEC CPU2000 benchmarks

Performance Evaluation Review

Volumn 30, Issue 1, 2002, Pages 129-139

  Kandiraju, Gokul B ^a   Sivasubramaniam, Anand ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; BUFFER STORAGE; CACHE MEMORY; MICROPROCESSOR CHIPS; OPTIMIZATION; PERFORMANCE; SOFTWARE ENGINEERING;

DISTANCE PREFETCHING; MEMORY MANAGEMENT UNIT; MISS RATE DEGRADATION; PREFETCHING; SOFTWARE MANAGEMENT; SUPERAGING; TRANSLATION LOOKASIDE BUFFER;

RESPONSE TIME (COMPUTER SYSTEMS);

EID: 0036039466     PISSN: 01635999     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/511399.511351     Document Type: Conference Paper

References (32)

1. The interaction of architecture and operating system design
2. High bandwidth address translation for multiple issue processors
3. Software prefetching and caching for translation lookaside buffers
4. Cache performance for selected SPEC CPU2000 benchmarks
5. A simulation based study of TLB performance
6. Performance of the VAX-11/780 translation buffers: Simulation and measurement
7. Optimizing the idle task and other MMU tricks
8. Online superpage promotion revisited
9. Re-evaluating online superpage promotion with hardware support
10. SPEC CPU2000: Measuring CPU performance in the new millenium
11. Architectural support for translation table management in large address space machines
12. Virtual memory in contemporary microprocessors
13. A look at several memory management units, TLB-refill mechanisms, and page table organizations
14. Prefetching using Markov predictors
15. Characterizing the d-TLB behavior of the SPEC CPU2000 benchmarks
16. Going the distance for TLB prefetching: An application-driven study
17. Reducing DRAM latencies with an integrated memory hierarchy design
18. Design tradeoffs for software managed TLBs
19. A software-controlled prefetching mechanism for software-managed TLBs
20. Integrating superscalar processor components to implement register caching
21. Using the SimOS machine simulator to study complex computer systems
22. Recency-based TLB preloading
23. Efficient simulation of caches under optimal replacement with applications to miss characterization
24. Increasing TLB reach using superpages backed by shadow memory
25. Use of superpages and subblocking in the address translation hierarchy
26. Surpassing the TLB performance of superpages with less operating system support