Pseudopin assignment with crosstalk noise control

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 20, Issue 5, 2001, Pages 598-611

  Chang, Chin Chih ^b   Cong, Jason ^a,b  

^a IEEE   (United States)

^b University of California   (United States)

Author keywords

Deep submicrometer; Gridless routing; Noise analysis; Routing

Indexed keywords

GRIDLESS ROUTING; PSEUDOPIN ASSIGNMENTS (PPA);

ALGORITHMS; SPURIOUS SIGNAL NOISE;

CROSSTALK;

EID: 0035335445     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.920686     Document Type: Article

References (29)

1. Pseudopin assignment with crosstalk noise control
2. A spacing algorithm for performance enhancement and cross-talk reduction
3. Wiring and crosstalk avoidance in multichip module design
4. Pin assignment with global routing for general cell designs
5. An implicit connection graph maze routing algorithm for ECO routing
6. DUNE: A multilayer gridless routing system with wire planning
7. Via design rule consideration in multilayer maze routing algorithms
8. Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology
9. Performance driven multilayer general area routing for PCB/MCM designs
10. Improved crosstalk modeling for noise constrained interconnect optimization
11. A new algorithm for standard cell global routing
12. Efficient coupled noise estimation for on-chip interconnects
13. DOMINO: Deterministic placement improvement with hill-climbing capabilities
14. Minimum crosstalk switchbox routing
15. Minimum crosstalk channel routing
16. Fast coupled noise estimation for crosstalk avoidance in the MCG multichip module autorouter
17. Cross point assignment with global rerouting for general-architecture designs
18. Delay and noise formulas for capacitively coupled distributed RC lines
19. Techniques for crosstalk avoidance in the physical design of high-performance digital systems
20. GORDIAN: VLSI placement by quadratic programming and slicing optimization
21. Early assessment of design, packaging and technology tradeoffs
22. Corner stitching: A data-structuring technique for VLSI layout tools
23. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs
24. Analysis, reduction and avoidance of crosstalk on VLSI chips
25. Timing and crosstalk driven area routing
26. Crosstalk reduction for VLSI
27. Post global routing crosstalk risk estimation and reduction
28. Global routing with crosstalk constraints