메뉴 건너뛰기




Volumn 24, Issue 2, 2001, Pages 123-135

Yield analysis and process modeling of low cost, high throughput flip chip assembly based on no-flow underfill materials

Author keywords

Area array packaging; Electronics manufacturing; Electronics packaging; Flip chip; No flow underfills; Reflowable encapsulants; Solder interconnects; Underfills; Yield analysis

Indexed keywords

AREA ARRAY PACKAGING; NO FLOW UNDERFILLS; REFLOWABLE ENCAPSULANTS; SOLDER INTERCONNECTS; YIELD ANALYSIS;

EID: 0035301154     PISSN: 1521334X     EISSN: None     Source Type: Journal    
DOI: 10.1109/6104.930963     Document Type: Article
Times cited : (22)

References (18)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.