|
Volumn Part F133492, Issue , 1998, Pages 463-470
|
Compression flow modeling of underfill encapsulants for low cost flip chip assembly
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CHIP SCALE PACKAGES;
FLIP CHIP DEVICES;
NETWORK COMPONENTS;
RESIN TRANSFER MOLDING;
CAPILLARY FLOW;
COMPRESSIBLE FLOW;
COMPUTER SIMULATION;
COST EFFECTIVENESS;
ENCAPSULATION;
INTEGRATED CIRCUIT LAYOUT;
INTEGRATED CIRCUIT TESTING;
STANDARDS;
VISCOSITY;
ADVANCED PROCESS;
FLIP CHIP ASSEMBLIES;
PLACEMENT PROCESS;
PROCESS PARAMETERS;
SIMULATION STUDIES;
SOLDER INTERCONNECT;
UNDERFILL ENCAPSULANTS;
UNDERFILL MATERIALS;
COST REDUCTION;
ELECTRONICS PACKAGING;
COMPRESSION FLOW CHIPS;
UNDERFILL DISPENSE PROCESSES;
|
EID: 0031630756
PISSN: 05695503
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ECTC.1998.678735 Document Type: Conference Paper |
Times cited : (8)
|
References (5)
|