Multiple-valued static CMOS memory cell

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 48, Issue 3, 2001, Pages 282-290

  Çilingiroglu, Ugur ^a   Özelçi, Yaman ^b  

^a Department of Electrical and Computer Engineering   (United States)

^b MATERIALS INSTITUTE   (Turkey)

Author keywords

CMOS memory integrated circuits; Flip flops; Hysteresis; Multivalued logic circuits; Network hardware; Random access memories

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POWER SUPPLIES TO APPARATUS; FLIP FLOP CIRCUITS; HYSTERESIS; INTEGRATED CIRCUIT LAYOUT; LOGIC CIRCUITS; RANDOM ACCESS STORAGE; THRESHOLD VOLTAGE;

CONVENTIONAL FLIP FLOP CORE; MULTIPLE VALUED STATIC CMOS MEMORY CELL; MULTIVALUED LOGIC CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 0035268976     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.924070     Document Type: Article

References (30)

1. Ternary CMOS sequential circuits
2. Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logic
3. On design of multiple-valued random-access memory
4. Design methodology of multiple-valued logic voltage-mode storage circuits
5. Quaternary logic circuits in 2-μm CMOS technology
6. Voltage mode CMOS Quaternary latch circuit
7. Memory circuits for multiple valued logic voltage signals
8. A three-valued CMOS arithmetic logic unit chip
9. A review of multiple-valued memory technology
10. EEPROM device as a reconfigurable analog element for neural networks
11. Comparison of floating gate neural network cells in standard VLSI CMOS technology
12. Toward a general-purpose analog VLSI neural network with on-chip learning
13. Characteristics of floating gate device as analog memory for neural networks
14. A neuron-MOS neural network using self-learning-compatible synapse circuits
15. A programmable analog neural network chip
16. Multivalued MOS memory for variable-synapse neural networks
17. Self refreshing analog memory cell for variable synaptic weights
18. Application of the ANNA neural network chip to high-speed character recognition
19. A refreshable analog VLSI neural network chip with 400 neurons and 40K synapses
20. A single 1.5 V digital chip for a 10° synapse neural network
21. A CMOS analog adaptive BAM with on-chip learning and weight refreshing
22. An all-analog expandable neural network LSI with on-chip backpropagation learning
23. Neural networks for high-storage content-adressable memory: VLSI circuit and learning algorithm
24. Artificial neural networks using MOS analog multipliers
25. A hybrid analog and digital VLSI neural network for intracardiac morphology classification
26. Design of Quaternary switching circuits using individual MOS pass transistors and capacitor memory
27. The design of decoders for Q-valued logic circuits
28. New capabilities of the CMOS inverter
29. Current-mode CMOS multiple-valued logic circuits
30. Long-term CMOS static storage cell performing AD/DA conversion for analogue neural network implementations