Analytical two-dimensional model for an optically controlled thin-film fully depleted surrounding/cylindrical-gate (SGT) MOSFET

Microwave and Optical Technology Letters

Volumn 28, Issue 2, 2001, Pages 135-141

  Kranti, Abhinav ^a   Haldar, S ^b   Gupta, R S ^a  

^a UNIVERSITY OF DELHI   (India)

^b UNIVERSITY OF DELHI   (India)

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT VOLTAGE CHARACTERISTICS; MATHEMATICAL MODELS; MATHEMATICAL TECHNIQUES; OPTICAL DESIGN; PHOTONS; THIN FILMS; THRESHOLD VOLTAGE;

DRAIN CONDUCTANCE; FLUX DENSITIES;

MOSFET DEVICES;

EID: 0035157138     PISSN: 08952477     EISSN: None     Source Type: Journal    
DOI: 10.1002/1098-2760(20010120)28:2<135::AID-MOP18>3.0.CO;2-F     Document Type: Article

References (30)

1. R.H. Yan, A. Qurmazd, and K.F. Lee, Scaling the Si MOSFET: From bulk to SOI to bulk, IEEE Trans Electron Devices 39 (1992), 1704-1710.
2. H.T. Weaver, Overview, IEEE Circuits Devices Mag 3 (1987), 3.
3. F.B. Micheletti, Foreword: SOS special issue - SOS technology, IEEE Trans Electron Devices ED-25 (1978), 857.
4. J.P. Colinge, Some properties of thin film SOI MOSFETs, IEEE Circuits Devices Mag 3 (1987), 16-20.
5. J.C. Strum, Performance advantages of submicron silicon-on-insulator devices for ULSI, MRS Symp Proc, 1987, vol. 107, pp. 295-307.
6. C. Fiegna, H. Iwai, T. Wada, M. Saito, E. Sangiori, and B. Ricco, Scaling the MOS transistor below 0.1 μm: Methodology, device structure and technology requirements, IEEE Trans Electron Devices 41 (1994), 941-951.
7. P. Francis, A. Tero, D. Flandre, and F. Vande Wiele, Modeling of ultrathin double gate nMOS/SOI transistors, IEEE Trans Electron Devices 41 (1994), 715-719.
8. + double gate SOI MOSFETs, IEEE Trans Electron Devices 43 (1996), 732-737.
9. + double gate SOI MOSFETs, IEEE Trans Electron Devices 42 (1995), 1940-1948.
10. P. Francis, A. Tero, D. Flandre, and F. Vande Wiele, Moderate inversion model of ultrathin double-gate nMOS/SOI transistors, Solid-State Electron 38 (1995), 171-176.
11. S. Venkatesan, G.W. Neudeck, and R.F. Pierret, Dual-gate operation and volume inversion in n-channel SOI MOSFETs, IEEE Electron Device Lett 13 (1992), 44-46.
12. S.S. Chen and J.B. Kuo, Deep submicrometer double-gate fully depleted SOI PMOS devices: A concise short channel effect threshold voltage model using a quasi 2D approach, IEEE Trans Electron Devices 43 (1996), 1387-1393.
13. F. Balestra, S. Cristoloveanu, M. Benachir, J. Birni, and T. Eleva, Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance, IEEE Electron Device Lett EDL-9 (1987), 410-412.
14. M. Pandey, S. Sen, and R.S. Gupta, Thermal characterization of a double-gate silicon-on-insulator MOSFET, J Phys D: Appl Phys 32 (1999), 344-349.
15. D. Hisamoto, T. Kaga, and E. Takeda, Impact of the vertical SOI "DELTA" structure on planar device technology, IEEE Trans Electron Devices 38 (1991), 1419-1424.
16. A. Terao and F. Vande Wiele, An analytical model for GAA transistors, Microelectron Eng 15 (1991), 233-236.
17. H. Takato, K. Sunouchi, N. Okabe, A. Nitayama, K. Hieda, F. Horiguchi, and F. Masuoka, Impact of surrounding gate transistor (SGT) for future high density LSI's, IEEE Trans Electron Devices 38 (1991), 573-578.
18. M.A. Bosch, D. Herbst, and S.K. Tewsbury, The influence of light on the properties of NMOS transistors in laser μ-zone crystallized silicon layers, IEEE Electron Device Lett EDL-5 (1984), 204-206.
19. R. Werner, C. Zimmermann, and A. Kalz, Light dependence of partially depleted SOI-MOSFETs using SIMOX substrates, IEEE Trans Electron Devices 42 (1995), 1653-1656.
20. A. Nitayama, H. Takato, N. Okaba, K. Sunnouchi, K. Hieda, F. Horiguchi, and F. Masuoka, Multi-pillar surrounding gate transistors (M-SGT) for compact and high speed circuits, IEEE Trans Electron Devices 38 (1991), 579-583.
21. M. Terauchi, N. Shigyo, A. Nitayama, and F. Horiguchi, Depletion isolation effect of surrounded gate transistors, IEEE Trans Electron Devices 44 (1997), 2303-2305.
22. S. Maeda, S. Maegawa, T. Ipposhi, H. Nishimura, H. Kuriyama, O. Tanina, Y. Inoue, T. Nishimura, and N. Tsubouchi, Impact of vertical Φ-shaped transistor (VΦT) cell for 1 Gbit DRAM and beyond, IEEE Trans Electron Devices 42 (1995), 2117-2124.
23. S. Miyano, M. Hirose, and F. Masuoka, Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA), IEEE Trans Electron Devices 39 (1992), 1876-1881.
24. S.L. Jang and S.S. Liu, An analytical surrounding gate MOSFET model, Solid State Electron 42 (1998), 721-726.
25. T. Endoh, T. Nakamura, and F. Masuoka, An accurate model for fully-depleted surrounding gate transistor (FD-SGT), IEICE Trans Electron E80-C (1997), 905-910.
26. T. Endoh, T. Nakamura, and F. Masuoka, An analytical steady state current voltage characteristic of short channel fully depleted surrounding gate transistor (FD-SGT), IEICE Trans Electron E80-C (1997), 911-917.
27. C.P. Auth and J.D. Plummer, Scaling theory for cylindrical fully depleted surrounding gate MOSFETs, IEEE Electron Device Lett 18 (1997), 74-76.
28. A. Kranti, S. Haldar, and R.S. Gupta, Analytical modeling of threshold voltage and drain current in short channel fully depleted cylindrical gate MOSFET, Proc SASESC-2000, Dayalbagh, India, 2000, pp. 579-583.
29. N.D. Arora, R. Rios, C.L. Huang, and K. Raol, PCIM: A physically based continuous short-channel IGFET model for circuit simulation, IEEE Trans Electron Devices 41 (1994), 988-997.
30. N.D. Arora, MOSFET models for VLSI circuit simulation, Springer-Verlag, Wien, New York, 1993.