ESD protection device issues for IC designs

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2001, Pages 41-48

  Duvvury, C ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC EQUIPMENT PROTECTION; ELECTRIC RESISTANCE; ELECTROSTATICS; HUMAN FORM MODELS; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES; RELIABILITY; THERMAL EFFECTS;

ELECTROSTATIC DISCHARGES PROTECTION; FINGER RESISTANCE; HUMAN BODY MODEL; INTEGRATED CIRCUIT DAMAGE PHENOMENA; MACHINE MODEL;

ELECTRIC DISCHARGES;

EID: 0034821496     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. ESD protection for submicron CMOS circuits issues and solutions
2. ESD protection reliability in 2-um CMOS circuit performance
3. Substrate triggering and salicide on ESD performance and protection circuit design in deep submicron CMOS processes
4. ESD-related process effects in mixed-voltage sub-0.5μm technologies
5. The impact of technology scaling on ESD robustness and protection circuit design
6. A synthesis of ESD input protection scheme
7. A low-voltage triggering SCR for on-chip ESD protection at output and input pads
8. ESD protection under wire bonding pads
9. Dynamic gate-coupled NMOS for efficient output ESD protection
10. Improving the ESD failure threhsold of silicided NMOS transistors by ensuring uniform current flow
11. Design methodology for optimizing gate driven ESD protection circuits
12. EOS/ESD analysis of high-density logic chips
13. Substrate pump NMOS for ESD protection applications
14. ESD protection for mixed voltage I/O using NMOS transistors stacked in a cascoded configuration
15. ESD protection in a multi-rail disconnected power grid and mixed voltage interface environment in 0.5 and 0.25 um channel length CMOS technologies
16. An investigation of BiCMOS ESD protection circuit elements and applications in submicron technologies
17. ESD design for deep submicron SOI technology
18. Electrostatic discharge (ESD) protection in silicon-on-insulator CMOS technology with aluminum and copper interconnects in advanced microprocessor semiconductor-chips
19. Device integration for ESD robustness of high voltage power MOSFETs
20. Sub-micron chip ESD protection schemes which avoid avalanching junctions
21. Design and layout of high ESD performance NPN structure for submicron BiCMOS/bipolar circuits
22. Investigation of different protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 um CMOS process
23. Electrostatic discharge characterization of epitaxial-base silicon germanium heterojunction bipolar transistors
24. Analysis and design of ESD protection circuits for high-frequency RF applications
25. Internal chip ESD phenomena beyond the protection circuit
26. Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations
27. Proximity effects of unused output bufferes on ESD performance
28. An automated tool for detecting ESD errors
29. Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress
30. A simulation study of HBM failure in an internal clock buffer and the design issues for efficient power pin protection strategy