Energy efficient high-speed on-chip signaling in deep-submicron CMOS technology

International Workshop on System-Level Interconnect Prediction (SLIP 2000)

Volumn , Issue , 2000, Pages 69-76

  Ben Dhaou, Imed ^a   Tenhunen, Hannu ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CHANNEL CAPACITY; COMPUTER SIMULATION; CROSSTALK; INDUCTANCE; MICROPROCESSOR CHIPS; SPURIOUS SIGNAL NOISE;

ON-CHIP SIGNALING;

CMOS INTEGRATED CIRCUITS;

EID: 0034592461     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. J. G. Proakis, "Digital Communication", Third Edition, McGraw-Hill 1995.
2. A. Deutsch, "Modeling and Characterization of long on-chip interconnections for high-performance micropocessors", IBM J. Res. Develop., vol. 39, pp. 547-567, Sept. 1995.
3. T.S.C.Lee J. Cong, "The new line in IC design", Proc. IEEE Spectrum, pp: 52-58, Vol.: 34 3, March 1997.
4. H. Zhang and J. Rabaey "Low-Swing Interconnect Interface Circuits", Proc. Int. Symp. On Low Power Elect. And Design, ISLPED-98, pp. 161-166.
5. J. Pangjun and S.S. Sapatnekar "Clock distribution using multiple voltages" Proc. Int. Symp. On Low Power Elect. And Design, ISLPED-99, pp. 145-150.
6. Y.I. Ismail and E.G. Friedman, "Optimum Repeater Insertion Based on a CMOS Delay Model for On-Chip RLC Interconnect", Proc. IEEE ASIC Conf. 1998, pp. 369-373.
7. I. Ben Dhaou, V. Sundararajan, H.Tenhunen and K.K. Parhi, "Power Efficient Interconnects in Deep Submicron Technology" Technical Report, ISSN 1104-8697, ISRN FOU-20003-SE, 2000, Kungliga Tekniska Hgskolan (KTH), Dept. Of Electronics, ESDLAB, Stockholm Sweden, March 2000.
8. W. J. Dally and J.W. Poulton, "Digital System Enginnering", Cambridge University Press, 1998.
9. L. Ibbotson, "The Fundamental of Signal Transmission", Arnold Publishers 1999, ISBN 0-340-70567-0.
10. I. Thoidis, D.Soudris, I. Karafyllidis, A. Thanailakis and T. Stouraitis, "Low power current mode multi-valued logic interconnect for high speed interchip communications", IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp. 327-330, 1995.
11. K.W.Current, "Current-mode CMOS multiple-valued logic circuits", Proc. Of IEEE Journal of Solid-State Circuits,Volume: 29 2, pp. 95-107, Feb. 1994.
12. M. Horowitz, K. Y. Chih-Kong and S. Sidiropoulos," High-speed electrical signaling: overview and limitations", IEEE Micro, Issue: 1, Vol. 18, pp. 12-24, Jan.-Feb. 1998.
13. A. Djordjević, M. M. Baždar, T. K. Sarkar and R.f. Harrington, "LINPAR for Windows -Matrix Parameters for Multiconductor Transmission Lines-, Software and User's Manual, Version 2.0" Artech House, 1999, ISBN 1-58053-061-3.
14. K.L.Shepard and V. Narayanan, "Noise in Deep Submicron Digital Design", Proc. Of IEEE/ACM Int. Conf. On Comp. Aided Design, ICCAD'96, pp.524-531, Nov. 1996.
15. C.R. Paul, "Introduction to Electromgnatic Compatibility", John Wiley & Sons, 1992, ISBN 0-471-54927-4.
16. P. V. Halen, "Accurate analytical approximations for error function and its integral" Proc. Electronics Letters, vol. 25, pp. 561-563, April 1989.
17. C.K Cheng, J. Lillis, S. Lin and N. Chang, "Interconnect Analysis and Synthesis", John Wiley & Sons, 2000, ISBN Number: 0-471-29366-0.
18. C.E.Shannon, "A Mathematical Theory of Communication", Bell System Tech. J, 27:379-423, pp. 623-656, 1948.
19. G. Brassard and P. Bratley, "Fundamentals of Algorithmics", Prentice Hall International Edition 1996.
20. K.Soumyanath, S.Borkar, Z.Chunyan, B.A. Bloechel, " Accurate on-chip interconnect evaluation: a time-domain technique" IEEE Journal of Solid-State Circuits, pp. 623-631, June 1998.
21. R. Yoshimura, T.B.Keat, T.Ogawa, S.Hatanaka, T.Matsuoka, K.Taniguchi, "DS-CDMA Wired Bus With Simple Interconnection Toplogy for Parallel Processing System LSIs", Proc. Of Inter. Solid-State Conf. pp. 370-371, Feb. 2000.