Self-Configuration of a Large Area Integrated Multiprocessor System for Video Applications

Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

Volumn Part F5373300, Issue , 2000, Pages 78-86

  Rudack, Markus ^a   Redeker, Michael ^a   Treytnar, Dieter ^a   Mende, Ole ^a   Herrmann, Klaus ^a  

^a LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BASE CELL; BIDIRECTIONAL BUS; BUILDING BLOCKES; BUS SYSTEMS; MULTI PROCESSOR SYSTEMS; ON CHIPS; PROCESSING NODES; SELF CONFIGURATION; STATICS AND DYNAMICS; VIDEO APPLICATIONS;

DYNAMIC RANDOM ACCESS STORAGE; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; TELEVISION EQUIPMENT; WSI CIRCUITS;

LARGE AREA INTEGRATED CIRCUITS (LAIC); SELF CONFIGURATION; SUBSYSTEMS;

LSI CIRCUITS;

EID: 0034516829     PISSN: 15505774     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFTVS.2000.887145     Document Type: Conference Paper

References (10)

1. J. Otterstedt, M. Kuboschek, J. Castagne, J. Mucha, "A 16.6 cm2 Large Area Integrated Circuit Consisting of 9 Video Signal-Processors", Proc. Intern. Conf. on Innovative Systems in Silicon, pp. 113-123, 1996.
2. P. W. Wyatt, J. I. Raffel, G. H. Chapman, B. Mathur, J. A. Burns, T. O. Hemdon, "Process Considerations in Restructurable VLSI for Wafer-Scale Integration", Proc. Int. Electron Devices Meeting, pp. 626-629, 1984.
3. G. Chapman, Y. Audet, "Creating 35mm Camera Active Pixel Sensors", Proc. Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp. 22-30, 1999.
4. K. Herrmann, S. Moch, J. Hilgenstock, P. Pirsch, "Implementation of a Multiprocessor System with Distributed Embedded DRAM on a Large Area Integrated Circuit", Int. Symp. on Defect and Fault Tolerance in VLSI Systems, 25-28 October 2000, Yamanashi, Japan.
5. J. Hilgenstock, K. Herrmann, J. Otterstedt, D. Niggemeyer, P. Pirsch, "A Video Signal Processor for MIMD Multiprocessing", Design Automation Conference (DAC), 1998, pp. 50-55.
6. H.-U. Schröder, J. Otterstedt, and T. Hillmann-Ruge, "Yield Enhancement of a 16.6 cm2 Monolithic Large-Area Integrated Multiprocessor System Using Laser Reconfiguration," IEEE Trans. Comp., Packag., Manufact, Tech. - Part C, Vol. 19, no. 2, April 1996.
7. M. Rudack, D. Niggemeyer, "Yield Enhancement Considerations for a Single-Chip Multiprocessor System with Embedded DRAM", Proc. Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp. 31-39, 1999.
8. B. Könemann, J. Mucha, G. Zwiehoff, "Built-in Test for Complex Digital Integrated Circuits", IEEE J. Solid-State Circuits, Vol. 15, No. 3, 1980, pp. 315-318.
9. U. Arz, D. F. Williams, D. K. Walker, J. E. Rogers, M. Rudack, D. Treytnar, H. Grabinski, "Characterization of Asymmetric Coupled CMOS Lines," IEEE MTT-S International Microwave Symposium Digest, pp. 609-612, Boston, MA, 2000.
10. O. Mende, M. Redeker, M. Rudack, D. Treytnar, "A Multifunctional Laser Linking and Cutting Structure for Standard 0.25 μm CMOS-Technology", Int. Symp. on Defect and Fault Tolerance in VLSI Systems, 25-28 October 2000, Yamanashi, Japan.