On-chip multiprocessor with simultaneous multithreading

ETRI Journal

Volumn 22, Issue 4, 2000, Pages 13-24

  Park, Kyoung ^a   Choi, Sung Hoon ^a   Chung, Yongwha ^a   Hahn, Woo Jong ^a   Yoon, Suk Han ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER PROGRAMMING; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; REDUCED INSTRUCTION SET COMPUTING; TRANSISTORS; VERY LONG INSTRUCTION WORD ARCHITECTURE;

INSTRUCTION LEVEL PARALLELISM; MULTITHREADING; RAPTOR MULTIPROCESSOR;

PARALLEL PROCESSING SYSTEMS;

EID: 0034500318     PISSN: 12256463     EISSN: None     Source Type: Journal    
DOI: 10.4218/etrij.00.0100.0402     Document Type: Article

References (24)

1. John L. Hennessy and David A. Patterson, Computer Architecture A Quantitative Approach, second edition, Morgan Kaufmann, Pub., 1996.
2. Mike Johnson, Superscalar Microprocessor Design, Prentice Hall, 1991.
3. M. Slater, "The Microprocessor Today," IEEE Micro, Vol. 16, No. 6, 1996, pp. 32-45.
4. D.Wall, Limits of Instruction Level Parallelism, WRL Research Report 93/6, Digital Western Research Laboratory, Palo Alto, Calf., 1993.
5. J. Wilson, "Challenges and Trends in Processor Design," IEEE Computer, Vol. 31, No. 1, 1998, pp. 39-50.
6. S. Egger et al., "Simultaneous Multithreading: A Platform for Next-Generation Processor," IEEE Micro, Vol. 17, No. 5, 1997, pp. 12-19.
7. B. Nayfe, L. Hammond, and K. Olukotun, "Evaluation of Design Alternatives for Multiprocessor Microprocessor," Proc. of Int'l Symp. on Computer Architecture, 1996, pp. 66-77.
8. L. Hammond et al., "A Single-Chip Multiprocessor," IEEE Computer, Vol. 30, No. 9, 1997, pp. 79-85.
9. S. Arnarashinhe et al., "Multiprocessors From a Software Perspective," IEEE Micro, Vol. 16, No. 3, 1996, pp. 52-61.
10. A. Agarwal et al., "Performance Tradeoff in Multithreading Processors," IEEE Tr. on Parallel and Distributed Systems, Vol. 3, No. 5, 1992, pp. 525-539.
11. R. Alverson et al., "The Tera Computer System," Proc. of Int'l Conf. on Supercomputing, 1990, pp. 1-16.
12. R. Saavedra, D. Culler, and T. Eicken, "Analysis of Multithreaded Architectures for Parallel Computing," Proc. of Symp. On Parallel Algorithms and Architectures, 1990, pp. 169-178.
13. K. Kavi, B. Lee, and A. Hurson, "Multithreaded Systems," Advances in Computers, Vol. 46, 1998, pp. 287-328.
14. A. Sohn, M. Sato, N. Yoo, and J. Gaudiot, "Data and Workload Distribution in a Multithreaded Architecture," Journal of Parallel and Distributed Computing, Vol. 40, 1997, pp. 256-264.
15. B. Boothe and A. Ranade. "Improved multithreading techniques for hiding communication latency in multiprocessors," Proc. of Int'l Symp. on Computer Architecture, 1992, pp. 214-223.
16. D. Botenhof, Programming with POSIX Threads, Addison Wesley, 1997.
17. J. Fisher, "Very Long Instruction Word Architecture and the ELI-512," Proc. of Int'l Symp. on Computer Architecture, 1983, pp. 140-150.
18. SPARC International, Inc., The SPARC Architecture Manual version 9, 1994.
19. SPARC Technology Business, UltraSPARC-1 User's Manual Revision 1.0, 1995.
20. J. Singh, W. Weber, and A. Gupta, "SPLASH: Stanford Parallel Applications for Shared Memory," Computer Architecture News, Vol. 20, No. 1, 1992, pp. 5-44.
21. C. Wang, and K. Hwang, "STAP Benchmark Evaluation of Three Massively Parallel Processors," Proc. of Int'l Conf. on Parallel and Distributed Computing Systems, 1997.
22. Y. Chung et al., "Performance of On-Chip Multiprocessors for Vision Tasks," IPDPS 2000 Workshop, LNCS 1800, 2000, pp. 242-249.
23. Woo-Jong Hahn, Suk-Han Yoon, Kwangwoo Lee, and Michel Dubois, "Evaluation of Cluster-Based System for OLTP Application," ETRI Journal, Vol. 20, No. 4, Dec. 1998, pp. 301-326.
24. Yonghwa Chung, Jin-Won Park, and Suk-Han Yoon, "An Asynchronous Algorithm for Balancing Unpredictable Workload on Distributed-Mernory Machine," ETRI Journal, Vol. 20, No. 4, Dec. 1998, pp. 346-360.