Performance of on-chip multiprocessors for vision tasks

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1800 LNCS, Issue , 2000, Pages 242-249

  Chung, Y ^a   Park, K ^a   Hahn, W ^a   Park, N ^b   Prasanna, V K ^b  

^a Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTER ARCHITECTURE; DIGITAL ARITHMETIC; PARALLEL PROCESSING SYSTEMS; ADAPTIVE SYSTEMS; MULTIPROCESSING SYSTEMS; PROGRAM PROCESSORS;

DATA MOVEMENTS; DATA-INTENSIVE APPLICATION; FLOATING POINTS; ON-CHIP MULTIPROCESSOR; PROGRAM-DRIVEN SIMULATORS; PROGRAMMING ENVIRONMENT; SUPERSCALAR ARCHITECTURE; THREAD LEVEL PARALLELISM;

COMPUTER VISION;

EID: 0342971281     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45591-4_32     Document Type: Conference Paper

References (14)

1. Prasanna Kumar, V.: Parallel Architectures and Algorithms for Image Understanding. Academic Press (1991)
2. Wang, C., Bhat, P., and Prasanna, V.: High Performance Computing for Vision. IEEE Proceedings, Vol. 84, No. 7 (1996) 931-946
3. Annaratone, M., et al.: The Warp Computer: Architecture, Implementation, and Performance. IEEE Tr. Computers, Vol. 36, No. 12 (1987) 1523-1538
4. Weems, C., Riseman, E., and Hanson, A.: Image Understanding Architecture: Exploiting Potential Parallelism in Machine Vision. IEEE Computer, Vol. 25, No. 2 (1992) 65-68
5. Wilson, J.: Challenges and Trends in Processor Design. IEEE Computer, Vol. 30, No. 1 (1997) 39-50
6. Wall, D.: Limits of Instruction Level Parallelism. WRL Research Report, Digital Western Research Laboratory (1993)
7. Hammond, L., et al.: A Single-Chip Multiprocessor. IEEE Computer, Vol. 30, No. 9 (1997) 79-85
8. Singh, J., Weber, W., and Gupta, A.: SPLASH: Stanford Parallel Applications for Shared Memory. Computer Architecture News, Vol. 20, No. 1 (1992) 5-44
9. Weems, C., et al.: The DARPA Image Understanding Benchmark for Parallel Computers. Journal of Parallel and Distributed Computing, Vol. 11, No. 1 (1991) 1-24
10. Park, K., et al.: On-Chip Multiprocessing with Simultaneous Multithreading. Technical Report, ETRI (1999)
11. POSIX P1003.4a: Threads Extension for Portable Operating Systems, IEEE (1994)
12. Burger, D. and Austin, T.: The SimpleScalar Tool Set, Version 2.0. Technical Report, University of Wisconsin (1997)
13. th Annual International Symposium on Computer Architecture
14. Musmanno, J. F.: DARPA DIS Benchmarks. Atlantic Aerospace Electronics Corp. (1999)