Process scheduling for performance estimation and synthesis of hardware/software systems

Proceedings - 24th EUROMICRO Conference, EURMIC 1998

Volumn 1, Issue , 1998, Pages 168-175

  Eles, P ^a   Kuchcinski, K ^a   Peng, Z ^a   Doboli, A ^b   Pop, P ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

^b University of Cincinnati   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; FLOW GRAPHS; OPTIMIZATION;

HARDWARE/SOFTWARE SYSTEMS; LIST-SCHEDULING; OPTIMAL SCHEDULE; OPTIMAL SCHEDULING; PERFORMANCE ESTIMATION; PROCESS ALLOCATION; PROCESS SCHEDULING; TARGET ARCHITECTURES;

SCHEDULING;

EID: 85015544501     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1998.711792     Document Type: Conference Paper

References (15)

1. T.M. Chen, S.S. Liu, ATM Switching Systems, Artech Books, '95.
2. P. Chou, G. Boriello, "Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems", Proc. DAC, 1995, 462-467.
3. E.G. Coffman Jr., R.L. Graham, "Optimal Scheduling for two Processor Systems", Acta Informatica, 1, 1972, 200-213.
4. A. Doboli, "Contributions to the Design of Hardware/Software Multiprocessor Systems", PhD Thesis, Technical University Timisoara, 1997.
5. P. Eles, Z. Peng, K. Kuchcinski, A. Doboli, "System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search", Des. Autom. for Emb. Syst., V2, 1, 1997, 5-32.
6. P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, P. Pop, "Process Scheduling for Performance Estimation and Synthesis of Embedded Systems", Research Report, Department of Computer and Information Science, Linkoping University, 1997.
7. P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, P. Pop, "Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems", Proc. Des. Aut. & Test in Europe, 1998.
8. R. K. Gupta, G. De Micheli, "A Co-Synthesis Approach to Embedded System Design Automation", Des. Autom. for Emb. Syst., VI, 1/2, 1996, 69-120.
9. P.B. Jorgensen, J Madsen, "Critical Path Driven Cosynthesis for Heterogeneous Target Architectures", Proc. Int. Worksh. on Hardw.-Softw. Co-design, 1997, 15-19.
10. H. Kasahara, S. Narita, "Practical Multiprocessor Scheduling Algorithms for Efficient Parallel Processing", IEEE Trans, on Comp., V33, No 1, 1984, 1023-1029.
11. K. Kuchcinski, "Embedded System Synthesis by Timing Constraint Solving", Proc. Int. Symp. on Syst. Synth., 1997.
12. S. Prakash, A. Parker, "SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems", Journal of Parallel and Distrib. Comp., V16, 1992, 338-351.
13. J.D. Ullman, "NP-Complete Scheduling Problems", Journal of Comput. Syst. Sci., 10, 384-393, 1975.
14. M.Y. Wu, D.D. Gajski, "Hypertool: A Programming Aid for Message-Passing Systems", IEEE Trans, on Parallel and Distrib. Syst., V. 1, N. 3, 1990, 330-343.
15. T. Y. Yen, W. Wolf, Hardware-Software Co-Synthesis of Distributed Embedded Systems, Kluwer Academic Publisher, 1997.