Symmetry within the sequence-pair representation in the context of placement for analog design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 7, 2000, Pages 721-731

  Balasa, Florin ^a   Lampaert, Koen ^b  

^a UNIVERSITY OF ILLINOIS AT CHICAGO   (United States)

^b Rockwell Semiconductor Systems   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; CONSTRAINT THEORY; ELECTRONICS INDUSTRY; LINEAR INTEGRATED CIRCUITS; MATHEMATICAL MODELS; SIMULATED ANNEALING;

ANALOG PLACEMENT; BRANCH AND BOUND ALGORITHMS; COMPLEX SYMMETRY CONSTRAINTS; FORCE DIRECTED PLACEMENT; SEQUENCE PAIR REPRESENTATION;

INTEGRATED CIRCUIT LAYOUT;

EID: 0034224668     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.851988     Document Type: Article

References (22)

1. B.S. Baker, E.G. Coffman, and R. L. Rivest, "Orthogonal packings in two dimensions," SIAM J. Comput., vol. 9, no. 4, pp. 846-855, 1990.
2. F. Balasa and K.V. Lampaert, "Module placement for analog layout using the sequence-pair representation," in Proc. 36th ACM/IEEE Design Automation Conf., New Orleans, LA, June 1999, pp. 274-279.
3. J. Cohn, D. Garrod, R. Rutenbar, and L. Carley, "KOAN/ANAGRAMII: New tools for device-level analog layout," IEEE J. Solid-State Circuits, vol. 26, pp. 330-342, Mar. 1991.
4. _, Analog Device-Level Automation: Kluwer Academic Publishers, 1994.
5. J. Cohoon and W. Paris, "Genetic placement," IEEE Trans. ComputerAided Design, vol. CAD-6, pp. 956-964, Nov. 1987.
6. P.-N. Guo, C.-K. Cheng, and T. Yoshimura, "An O-tree representation of nonslicing floorplan and its applications," in Proc. 36th ACM/IEEE Design Automation Conf., June 1999, pp. 268-273.
7. D.W. Jepsen and C. D. Gellat Jr., "Macro placement by Monte Carlo annealing," in Proc. IEEE Int. Conf. Computer Design, Nov. 1983, pp. 495-498.
8. M. Kayal, S. Piguet, M. Declerq, and B. Hochet, "SALIM: A layout generation tool for analog ICs," in Proc. IEEE Custom Integrated Circuits Conf., 1988, pp. 7.5.1-7.5.4.
9. S. Kirkpatrick, C.D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, May 1983.
10. K. Lampaert, G. Gielen, and W. Sansen, "A performance-driven placement tool for analog integrated circuits," IEEE J. Solid-State Circuits, vol. 30, pp. 773-780, July 1995.
11. E. Malavasi, E. Charbon, G. Jusuf, R. Totaro, and A. Sangiovanni-Vincentelli, "Virtual symmetry axes for the layout of analog 1C' s," in P roc. 2ndICVC, Seoul, Korea, Oct. 1991, pp. 195-198.
12. E. Malavasi, E. Charbon, E. Felt, and A. Sangiovanni-Vincentelli, "Automation of 1C layout with analog constraints," IEEE Trans. ComputerAided Design, vol. 15, pp. 923-942, Aug. 1996.
13. E. Malavasi, J.L. Ganley, and E. Charbon, "Quick placement with geometric constraints," in Proc. IEEE Custom Integrated Circuits Conf., 1997, pp. 561-564.
14. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence-pair," IEEE Trans. Computer-Aided Design, vol. 15, pp. 1518-1524, Dec. 1996.
15. S.W. Mehranfar, "STAT: A schematic to artwork translator for custom analog cells," Proc. 1990 IEEE Custom Integrated Circuits Conf., pp. 30.2.1-30.2.3, 1990.
16. S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module packing based on the BSG-structure and 1C layout applications," IEEE Trans. Computer-Aided Design, vol. 17, pp. 519-530, June 1998.
17. H. Onodera, Y Taniguchi, and K. Tamaru, "Branch-and-bound placement for building block layout," in Proc. 28th ACM/IEEE Design Automation Conf., 1991, pp. 433-4139.
18. R. Otten, "Complexity and diversity in 1C layout design," presented at the IEEE Int. Symp. Circuits and Computers, 1980.
19. J. Rijmenants, J.B. Litsios, T. R. Schwarz, and M. Degrauwe, "ILAC: An automated layout tool for analog CMOS circuits," IEEE J. SolidState Circuits, vol. SC-24, no. 2, pp. 417-425, Apr. 1989.
20. W.-J. Sun and C. Sechen, "Efficient and effective placement for very large circuits," IEEE Trans. Computer-Aided Design, vol. 14, pp. 349-359, Mar. 1995.
21. S. Sutanthavibul, E. Shragowitz, and J.B. Rosen, "An analytical approach to floorplan design and optimization," IEEE Trans. ComputerAided Design, vol. 10, pp. 761-769, June 1991.
22. D. F Wong and C.L. Liu, "A new algorithm for floorplan design," in Proc. 23rd ACM/IEEE Design Automation Conf., 1986, pp. 101-107.