ILAC: An Automated Layout Tool for Analog CMOS Circuits

IEEE Journal of Solid-State Circuits

Volumn 24, Issue 2, 1989, Pages 417-425

  Rijmenants, Jef ^a   Litsios, James B ^a   Schwarz, Thomas R ^a   Degrauwe, Marc G ^a  

^a CSEM   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS; COMPUTER AIDED DESIGN; DATA CONVERSION, ANALOG TO DIGITAL; OSCILLATORS; SEMICONDUCTOR DEVICES, MOS;

ANALOG CMOS CIRCUITS; AUTOMATED LAYOUT; DEVICE MATCHING; IDAC (INTERACTIVE DESIGN FOR ANALOG CIRCUITS); ILAC (INTERACTIVE LAYOUT OF ANALOG CMOS CIRCUITS);

INTEGRATED CIRCUITS;

EID: 0024647840     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.18603     Document Type: Article

References (25)

1. M. Degrauwe et al., “IDAC: An interactive design tool for analog CMOS circuits,” IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1106–1116, Dec. 1987.
2. J. Rijmenants, T. Schwarz, J. Litsios, and R. Zinszner, “ILAC: An automated layout tool for analog CMOS circuits,” in Proc. Custom Integrated Circuits Conf., May 1988, Paper 7.6.
3. M. Kayal, S. Piguet, M. Declercq, and B. Hochet, “SALIM: A layout generation tool for analog ICs,” in Proc. Custom Integrated Circuits Conf., May 1988, Paper 7.5.
4. R. Harjani, R. Rutenbar, and L. Carley, “A prototype framework for knowledge based analog circuit synthesis,” in Proc. 24th Des. Automation Conf., June 1987, pp. 42–49.
5. H. Koh, C. Sequin, and P. Gray, “Automatic synthesis of operational amplifiers based on analytic circuit models,” in Proc. Int. Conf. Computer Aided Des., Nov. 1987, pp. 502–505.
6. R. J. Bowman and D. J. Lane, “An knowledge based system for analog integrated circuit design,” in Proc. Int. Conf. Computer Aided Des., Nov. 1985, 210–212.
7. F. M. El-Turky and R. A. Nordin, “Blades: An expert system for analog circuit design,” in Proc. IEEE ISCAS, June 1986, pp. 552–555.
8. P. E. Allen and P. R. Barton, “A silicon compiler for successive approximation A/D and D/A converters,” in Proc. Custom Integrated Circuits Conf., June 1986, pp. 552–555.
9. J. Kuhn, “Analog module generators for silicon compilation,” VLSI Syst. Des., pp. 74–80, May 4, 1987.
10. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, “Optimization by simulated annealing,” Science, vol. 220, pp. 671–680, 1983.
11. P. J. M. van Laarhoven and E. H. L. Aarts, Simulated Annealing: Theory and Applications. Dordrecht, The Netherlands: Reidel (Kluwer), 1987.
12. R. H. J. M. Otten, “Efficient floorplan optimization,” Proc. ICCD, 1983, pp. 499–502.
13. D. F. Wong and C. L. Liu, “A new algorithm for floorplan design,” in Proc. 23rd Des. Automation Conf., June 1986, pp. 101–107.
14. C. Y. Lee, “An algorithm for path connections and its applications,” IRE Trans. Electron. Comput., vol. EC-10, pp. 346–365, Sept. 1961.
15. G. W. Clow, “A global routing algorithm for general cells,” in Proc. 21st Des. Automation June 1984, 45–51.
16. M. van Swaay, “LISA: A declarative language for interactive layout generation,” CSEM, Neuchatel, Switzerland, Internal Rep. 193, 1988.
17. D. D. Hill, J. P. Fishburn, and M. D. P. Leland, “Effective use of virtual grid compaction in macro-module generators,” in Proc. 22nd Des. Automation Conf., June 1985, 777–780.
18. W. L. Shiele, “Improved compaction by minimized length of wires,” in Proc. 20th Des. Automation June 121–127.
19. J. L. Burns and A. R. Newton, “SPARCS: A new constraint-based IC symbolic layout spacer,” in Proc. Custom Integrated Circuits Conf., May 1986, pp. 534–539.
20. E. Vittoz, “MOS transistors operated in the lateral bipolar mode. and their application in CMOS technology,” IEEE J. Solid-State ‘ Circuits, vol. SC-18, no. 6, 273–279, June 1983.
21. M. Degrauwe, 0. Leuthold, E. Vittoz, H. Oguey, and A. Descombes, “CMOS voltage references using lateral bipolar transistors,” IEEE J. Solid-State Circuits, vol. SC-20, no. Dec. 1985.
22. J. A. Fisher and R. Koch, “A highly linear CMOS buffer amplifier,” in Proc. ESSCIRC (Delft, The Netherlands), Sept. 1986, pp. 80–82.
23. C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980, 115–127.
24. GDS II System Manager's Manual, Release 5.2, Appendix B, Calma Co., Milpitas, CA, 1985.
25. GDT IC Design Guide, Silicon Compiler Systems Corp., Warren, NJ, 1987.