Fast online placement for reconfigurable computing systems

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn , Issue , 1999, Pages 300-302

  Bazargan, K ^a   Sarrafzadeh, M ^a  

^a Northwestern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS; LOGIC DESIGN; MICROPROCESSOR CHIPS;

RECONFIGURABLE COMPUTING SYSTEMS; RECONFIGURABLE FUNCTIONAL UNIT;

COMPUTER ARCHITECTURE;

EID: 0033488508     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. G. Brebner. "The Swappable Logic Unit: a Paradigm for Virtual Hardware". In Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, pages 77-86, 1997.
2. T. J. Callahan, P. Chong, A. DeHon, and J. Wawrzynek. "Fast Module Mapping and Placement for Datapaths in FPGAs". In International ACM/SIGDA Symposium on Field Programmable Gate Arrays, pages -, February 1998.
3. B. Chazelle. "The Bottom-Left Bin-Packing Heuristic: An Efficient Implementation". IEEE Transactions on Computers, C-32(8):697-707, August 1983.
4. S. Hauck. "The Roles of FPGAs in Reprogrammable Systems". Proceedings of the IEEE, 86(4):615-638, April 1998.
5. P. Healy and M. Creavin. "An Optimal Algorithm for Rectangle Placement". In Technical Report UL-CSIS-97-1. Dept. of Computer Science and Information Systems, University of Limerick, Limerick, Ireland, 1997.
6. E. G. Coffman Jr, M. R. Garey, and D. S. Johnson. "Chapter 2: Approximation Algorithms for Bin Packing: A Survey", pages 46-93. PWS Publishing Company, 20 Park Plaza, Boston, MA 02116-4324, 1997. Approximation Algorithms for NP-Hard Problems, ed. D. S. Hochbaum.
7. E. G. Coffman Jr. and P. W. Shor. "Packings in Two Dimensions: Asymptotic Average-Case Analysis of Algorithms". Algorithmica, 9(3):253-277, March 1993.
8. H. Krupnova, C. Rabedaoro, and G. Saucier. "Synthesis and Floorplanning for Large Hierarchical FP-GAs". In Proceedings of ACM Symposium on Field-Programmable Gate Arrays (FPGA), pages -, February 1997.
9. H. Liu and D.F. Wong. "Circuit Partitioning for Dynamically Reconfigurable FPGAs". In International ACM/SIGDA Symposium on Field Programmable Gate Arrays, pages -, 1999.
10. F. P. Preparata and M. I. Shamos. Computational Geometry: An Introduction. Springer-Verlag, 1985.
11. J. Shi and Dinesh Bhatia. "Performance Driven Floor-planning for FPGA Based Designs". In Proceedings of ACM Symposium on Field-Programmable Gate Arrays (FPGA), pages 112-118, February 1997.