Performance comparison of high-order IFLF and cascade analogue integrated lowpass filters

IEE Proceedings: Circuits, Devices and Systems

Volumn 147, Issue 1, 2000, Pages 19-27

  Chiang, D H ^a   Chaumann, R S ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC NETWORK TOPOLOGY; FEEDBACK AMPLIFIERS; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; OPERATIONAL AMPLIFIERS; SENSITIVITY ANALYSIS; TRANSCONDUCTANCE;

CASCADE FILTERS; INVERSE-FOLLOW-THE-LEADER FEEDBACK (IFLF) TOPOLOGIES; OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS (OTA);

LOW PASS FILTERS;

EID: 0033887809     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20000057     Document Type: Article

References (29)

1. DE VEIRMAN, G.A., and YAMASAKI, R.G.: 'Design of a bipolar 10-MHz programmable continuous-time 0.05° equiripple linear phase filter', IEEEJ. Solid-State Circuits, 1992, 27, (3), pp. 324-331
2. LABER, C.A., and GRAY, P.R.: 'A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equaliser optimized for disk-drive read channels', IEEE J. Solid-Slate Circuits, 1993, 28, (4), pp. 462-470
3. DE VEIRMAN, O.A.: 'A 3.0V 40 Mb/s hard disk drive read channel 1C', IEEEJ. Solid-State Circuits, 1995,30, (7), pp. 788-799
4. PAI, P.K.D., BREWSTER, A.D., and AB1DI, A.A.: 'A 160-MHz analogue front-end 1C for EPR-IV PRML magnetic storase read channels', IEEEJ. Solid-Stale Circuits, 1996, 31, (fl), pp. 1803-1816
5. m-C filter for PRML read channel applications at 150 Mb/s and beyond', IEEEJ. Solid-State Circuits, 1997, 32, (4), pp. 499-513
6. REZZI, F., BIETTI, I., CAZZANIGA, M., and CASTELLO, R.: 'A 70-mV seven-order filter with 7-50 MHz cutoff frequency and programmable boost and group delay equalisation', IEEE J. Solid-State Circuits, 1997,32, (12), pp. 1987-1999
7. PARKER, J.E., CURRENT, K.W., and LEWIS, S.H.: 'A CMOS continuous-time NTSC-to color-difference decoder', IEEE J. SolidState Circuits, 1995, 30, (12), pp. 1524-1532
8. TSIVIDIS, Y.P., and VOORMAN, J.O.: 'Integrated continuous-time filters: principles, design, and applications' (IEEE Press, 1993)
9. CHANG, Z.Y.: 'A CMOS analoaue front-end circuit for an FDMbased ADSL system', IEEEJ. Solid-Stale Circuits, 1995, 30, (12), pp. 1449-1456
10. YANG, E., and ENZ, C.C.: 'A low-distortion BiCMOS seventh-order Bessel filter operation at 2.5V supply', IEEE J. Solid-Slate Circuits, 1996,31, (3), pp. 321-330
11. SCHAUMANN, R., GHAUSI, M.S., and LAKER, K.R.: 'Design of analog filters: passive, active RC, and switched capacitor' (Prentice Hall, New Jersey, 1990)
12. SZENTIRMAI, G.: 'Synthesis of multiple-feedback active filters', Bell Syst. Tech. J., 1973, 52, pp. 527-555
13. LAKER, K.R., and GHAUSI, M.S.: 'Synthesis of a low-sensitivity multiloop feedback active RC filter', IEEE Treats. Circuits Syst., 1974, CAS-21, (2), pp. 252-259
14. LAKER, K.R., and GHAUSI, M.S.: 'A comparison of active multiple-loop feedback techniques for realizing hiah-order bandpass filters', IEEE Trwis. Circuits Syst., 1974, CAS-21, (6), pp. 774-763
15. TOW, J.: 'Desian and evaluation of shifted companion form active filters', BellSyst.~Tecli. J.. 1975, 54, (3), pp. 545-568
16. PERRY, D.J.: 'New multiple feedback active RC network', Electron. Lett., 1975,11, (16), pp. 364-365
17. LAKER, K.R., GHAUSI, M.S., and KELLY, J.J.: 'Minimum sensitivity active (leap froa) and passive ladder bandpass filters', IEEE Trails. Circuits Syst., 1975, CAS-22, pp. 670-677
18. SCHAUMANN, R., CHALSTROM, R.E., and LAKER, K.R.: 'Optimisation of sensitivity and dynamic ranae of I.F.L.F. active filters', Electron. Lett., 1977, 13, (12), pp. 367-368
19. LAKER, K.R., SCHAUMANN, R., and GHAUSI, M.S.: 'Multipleloop feedback topoloaics for the desian of low-sensitivity active filters', IEEE Trails. Circuits Syst., 1979, CAS-26, (1), pp. 1-20
20. SUN, Y., and FIDLER, J.K.: 'OTA-C realisation of general highorder transfer functions', Electron. Lett., 1993, 29, (12), pp. 1057-1058
21. SUN, Y., and FIDLER, J.K.: 'Synthesis and performance analysis of universal minimum component integrator-based IFLF OTA-grounded capacitor filter', IEE Proc., Circuits Devices Syst., 1996, 143, (2), pp. 107-114
22. SCHAUMANN, R., BRAND, J.R., and LAKER, K.R.: 'Effects of excess phase in multiple-feedback active filters', IEEE Trans. Circuits Syst., 19SO, CAS-27, (10), pp. 967-970
23. GHAUSI, M.S., and LAKER, K.R.: 'Modem filter design: active RC and switched capacitor' (Prentice Hall, New Jersey, 1981)
24. CHIANG, D.H., and SCHAUMANN, R.: 'A CMOS fully-balanced continuous-time IFLF filter design for read/write channels'. Proceedings of IEEE international symposium on Circuits and systems, 1996, pp. 1.167-1.170
25. SUN, Y., and FIDLER, J.K.: 'Structure generation and design of multiple loop feedback OTA-grounded capacitor filters', IEEE Traits. Circuits Syst., 1997,44, pp. 1-11
26. CHIANG, D.H., and SCHAUMANN, R.: 'Comparison of magnitude and delay sensitivity in IFLF and cascade -C filters'. Proceedinas of IEEE international symposium on Circuits and systems, 1999, pp. 11.652-11.655
27. ZVEREV, A.I.: 'Handbook of filter synthesis' (Wiley, New York, 1967)
28. SZCZEPANSKI, S., JAKUSZ, J., and SCHAUMANN, R.: 'A linear fully balanced CMOS OTA for VHP filtering application', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1997, 44, (3), pp. 174-187
29. ALLEN, P.E., and HOLBERG, D.R.: 'CMOS analog circuit desian' (Holt, Rinehart and Winston, Inc., Orlando, Florida, 1987)