A CMOS Analog Front-End Circuit for an FDM-Based ADSL System

IEEE Journal of Solid-State Circuits

Volumn 30, Issue 12, 1995, Pages 1449-1456

  Goffart, Bernard L A G ^a   Macq, Damien ^a   Haspeslagh, D ^a   Spruyt, Paul M P ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); ATTENUATION; BANDPASS FILTERS; CMOS INTEGRATED CIRCUITS; DIGITAL COMMUNICATION SYSTEMS; ELECTRIC CONVERTERS; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT LAYOUT; SIGNAL TO NOISE RATIO; TUNING;

ANALOG FRONT END CIRCUIT; ASYMMETRICAL DIGITAL SUBSCRIBER LOOP SYSTEMS; CONTINUOUS TIME BANDPASS FILTERS; DIGITAL DECIMATION; INTERPOLATION FILTERS; ONCHIP AUTOMATIC TUNING; OVERSAMPLING RATIO;

LINEAR INTEGRATED CIRCUITS;

EID: 0029521438     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.482192     Document Type: Article

References (8)

1. A. M. Durham and W. Redham-White, “Integrated continuous-time balanced filter for 16-bit DSP interfaces,” IEEE J. Solid-State Circuits, vol. 28, pp. 835–839, Jul. 1993.
2. G. Yin and W. Sansen, “A high frequency and high resolution fourth order ΣΔA/D converter in BiCMOS technology,” IEEE J. Solid-State Circuits, vol. 29, pp. 857–865, Aug. 1994.
3. E. A. Vittoz, M. Degrauwe, and S. Bitz, “High performance crystal oscillator circuits: Theory and application,” IEEE J. Solid-State Circuits, vol. 23, pp. 774–783, Jun. 1988.
4. J. Silva-Martinez, M. Steyaert, and W. Sansen, “A 10.7 MHz 68-dB SNR CMOS continuous-time filter with on-chip automatic tuning,” IEEE J. Solid-State Circuits, vol. 27, pp. 1843–1853, Dec. 1992.
5. Y. P. Tsividis, “Integrated continuous-time filter design—An overview,” IEEE J. Solid-State Circuits, vol. 29, pp. 166–176, Mar. 1994.
6. Y. P. Tsividis, M. Banu, and J. Khoury, “Continuous-time MOSFET-C filters in VLSI,” IEEE J. Solid-State Circuits, vol. 21, pp. 15–30, Feb. 1986.
7. T. Ritoniemi, T. Karema, and H. Tenhunen, “The design of stable high order 1-bit sigma-delta modulators,” in Proc. IEEE ISCAS', 1990, pp. 3267–3270.
8. W. L. Lee and C. G. Sodini, “A topology for high order interpolative coders,” in Proc. IEEE ICCAS', 1987, pp. 459–462.