Novel diode-chain triggering SCR circuits for ESD protection

Solid-State Electronics

Volumn 44, Issue 7, 2000, Pages 1297-1303

  Jang, Sheng Lyang ^a   Gau, Ming Shung ^a   Lin, Jeng Kuan ^a  

^a NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CURRENT VOLTAGE CHARACTERISTICS; ELECTRIC DISCHARGES; ELECTROSTATICS; INTEGRATED CIRCUIT LAYOUT; SEMICONDUCTING SILICON; SEMICONDUCTOR DIODES;

DIODE-CHAIN TRIGGERING SILICON CONTROLLED RECTIFIERS (SCR) CIRCUITS; ELECTROSTATIC DISCHARGE (ESD) PROTECTION; SOFTWARE PACKAGE SPICE;

RECTIFYING CIRCUITS;

EID: 0033741133     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0038-1101(00)00016-2     Document Type: Article

References (11)

1. Amerasekera A., Duvvury C. ESD In Silicon Integrated Circuits. 1995;Wiley, New York.
2. Rodriguez J, Smayling MC, Wilson WL. ESD Circuit Synthesis and Analysis using TCAD and SPICE, IEDM 98-97.
3. Iwai H. CMOS technology-year 2010 and beyond. IEEE J Solid State Circuits. 34:1999;357-366.
4. Chen J.Z., Amerasekera E.A., Duvvury C. Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes. IEEE Trans Electron Dev. 45(12):1998;2448-2456.
5. Ker M-D, Chang H-H. How to safely apply the LVTSCR for CMOS whole-chip ESD protection without being accidentally triggered on. EOS/ESD Symp Proc, EOS-20, 1998.
6. Ker M.-.D., Wu C.-.Y., Chang H.-.H. Complementary-LVTSCR ESD protect circuit for submicron CMOS VLSI/ULSI. IEEE Trans Electron Dev. 43(4):1996;588-598.
7. Chatterjee A., Polgreen T. A low-voltage triggering SCR for on-chip ESD protection at output and input pads. IEEE Electron Dev Letts. 12(1):1991;21-22.
8. Ker M.-D., Chang H.-H., Wu C.-Y. A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS IC's. IEEE J Solid State Circuits. 32(l):1997;38-51.
9. Chen JZ, Zhang XY, Amerasekera EA, Vrotsos T. Design and layout of a high ESD performance NPN structure for submicron BiCMOS/bipolar circuits. Proc IRPS, 1996, p. 227.
10. Ker M.-.D., Wu C.-.Y. Complementary-SCR ESD protection circuit with inter-digitated finger-type layout for input pads of submicron CMOS IC's. IEEE Trans Electron Dev. 42(7):1995;1297-1304.
11. Renuka R, Rajesh J, Hariqaran VK, Shastry SVK. Simulation of the response of external ESD protection circuits for CMOS ICs. IEEE Electromagn Interfer Compatibility, Int Conf, 1995. p. 190-7.