A CMOS general-purpose sampled-data analog processing element

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 47, Issue 5, 2000, Pages 467-473

  Dudek, Piotr ^a   Hicks, Peter J ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Programmable analog circuits; Switched current circuits; VLSI processor arrays

Indexed keywords

CMOS INTEGRATED CIRCUITS; GENERAL PURPOSE COMPUTERS; LINEAR INTEGRATED CIRCUITS; PROGRAM PROCESSORS; SWITCHING CIRCUITS; SYSTEMS ENGINEERING; TURING MACHINES; VLSI CIRCUITS;

ANALOG MICROPROCESSOR; MIXED MODE SYSTEMS; PROGRAMMABLE ANALOG CIRCUITS; SAMPLED DATA ANALOG PROCESSING ELEMENT; SWITCHED CURRENT CIRCUITS;

MICROPROCESSOR CHIPS;

EID: 0033730292     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.842115     Document Type: Article

References (30)

1. C. Mead, Analog VLSI and Neural Systems. Reading, MA: AddisonWesley, 1989.
2. L. H. Lu and C. Y. Wu, "The design of the CMOS current-mode general purpose analog processor," in Proc. Int. Symp. Circuits and Systems (ISCAS'94). vol. 5, New York, 1994, pp. 549-552.
3. D. L. Grundy, "A computational approach to VLSI analog design," J. VLSI Signal Processing, vol. 8, pp. 53-60, 1994.
4. D. R. D'Mello and P. G. Gulak, "Design approaches to field-programmable analog integrated circuits," Anal. Integr. Circuits Signal Processing, vol. 17, no. 1-2, pp. 7-34, Sept. 1998.
5. E. K. F. Lee and W. L. Hui, "A novel switched-capacitor based fieldprogrammable analog architecture," Anal. Integr. Circuits Signal Processing, vol. 17, no. 1-2, pp. 35-50, Sept. 1998.
6. H. Kutuk and S. M. Kang, "A switched-capacitor approach to field-programmable analog array (FPAA) design," Anal. Integr. Circuits Signal Processing, vol. 17, no. 1-2, pp. 51-65, Sept. 1998.
7. A. Bratt and I. Macbeth, "DPAD2-A field programmable analog array," Anal. Integr. Circuits Signal Processing, vol. 17, no. 1-2, pp. 67-89, Sept. 1998.
8. R. Herken, Ed., The Universal Turing Machine. A Half-Century Survey, Oxford, U.K.: Oxford Univ. Press, 1988.
9. S. Masuda, S. Yoneda, and T. Kasai, "Sampled-data charge processor," Int. J. Electron., vol. 58, no. 5, pp. 743-760, May 1985.
10. T. Roska and L. O. Chua, "The CNN universal machine: An analogie array computer," IEEE Trans. Circuits Syst. II, vol. 40, pp. 163-173, Mar. 1993.
11. Anal. Integr. Circuits Signal Processing, Special Issue, vol. 15, no. 3, Mar. 1998.
12. C. Toumazou, J. B. Hughes, and N. C. Battersby, Eds., Switched-Currents: An Analogue Technique for Digital Technology, London, U.K.: Peregrinus, 1993.
13. D. M. Leenaerts, G. H. M. Joordens, and J. A. Hegt, "A 3.3 V 625 kHz switched-current multiplier," IEEE J. Solid-State Circuits, vol. 31, pp. 1340-1343, Sept. 1996.
14. G. Wegmann, E. A. Vittoz, and F. Rahali, "Charge injection in analog MOS switches," IEEE J. Solid-State Circuits, vol. 22, pp. 1091-1097, Dec. 1987.
15. W. Guggenbühl, J. Di, and J.Goette, "Switched-current memory circuits for high precision applications," IEEE J. Solid-State Circuits, vol. 29, pp. 1108-1116, Sept. 1994.
16. J. B. Hughes and K. W. Moulding, "S2I: A switched-current technique for high performance," Electron. Lett., vol. 29, no. 16, pp. 1400-1401, Aug. 1993.
17. P. Dudek and P. J. Hicks, "An SIMD array of analogue microprocessors for early vision," in Proc. Conf. Postgraduate Research in Electronics, Photonics and Related Fields (PREP'99), Manchester, U.K., 1999, pp. 359-362.
18. A. Moini, Vision Chips. Norwell, MA: Kluwer, 1999.
19. P. Kinget and M. Steyaert, "A programmable analogue CMOS chip for high speed image processing based on cellular neural networks," in Proc. IEEE 1994 Custom Integrated Circuits Conf., New York, 1994, pp. 570-573.
20. T. Spirig, P. Seitz, O. Vietze, and F. Heitger, "A smart CCD image sensor with real-time programmable parallel convolution capabilities," IEEE Trans. Circuits Syst. I, vol. 44, pp. 46568, May 1997.
21. D. A. Martin, H. S. Lee, and I. Masaki, "A mixed-signal array processor with early vision applications," IEEE]. Solid-State Circuits, vol. 33, pp. 497-502, Mar. 1998.
22. K. E. Batcher, "Design of a massively parallel processor," IEEE Trans. Comput., vol. 29, pp. 837-840, Sept. 1980.
23. M. J. B. Duff and T. J. Fountain, Eds., Cellular Logic Image Processing. New York: Academic, 1986.
24. J. C. Gealow and C. G. Sodini, "A pixel-parallel image processor using logic pitch-matched to dynamic memory," IEEE]. Solid-State Circuits, vol. 34, pp. 831-839, June 1999.
25. C. Eichenberger and W. Guggenbühl, "Dummy transistor compensation of analog MOS switches, "IEEE]. Solid-State Circuits, vol. 24, pp. 1143-1146, Aug. 1989.
26. C. Toumazou, J. B. Hughes, and D. M. Pattullo, "Regulated cascode switched-current memory cell," Electron. Lett., vol. 26, no. 5, pp. 303-305, Mar. 1990.
27. N. Yamashita, T. Kimura, Y Fujita, Y Aimoto, T. Manabe, S. Okazaki, K. Nakamura, and M. Yamashina, "A 3.84 GIPS integrated memory array processor with 64 processing elements and a 2-Mb SRAM," IEEE J. Solid-State Circuits, vol. 29, pp. 1336-1343, Nov. 1994.
28. D. W. Dobberpuhl, R. T. Witek, R. Allmon, R. Anglin, D. Bertucci, S. Britton, L. Chao, R. A. Conrad, D. E. Dever, B. Geiseke, S. M. N. Hassoun, G. W. Heoppner, K. Kuchler, M. ladd, B. M. Leary, L. Madden, E. J. McLean, D. R. Meyer, J. Montanaro, D. A. Priore, V. Rajagopalan, S. Samudrala, and S. Santhanam, "A 200-MHz 64-b dual-issue CMOS microprocessor," IEEE J. Solid-State Circuits, vol. 27, pp. 1555-1567, Nov. 1992.
29. J. M. Cruz and L. O. Chua, "A 16 X 16 cellular neural network universal chip: The first complete single-chip dynamic computer array with distributed memory and with gray-scale input-output," Anal. Integr. Circuits Signal Processing, vol. 15, no. 3, pp. 227-237, Mar. 1998.
30. E. R. Davies, Machine Vision: Theory, Algorithms, Practicalities. New York: Academic, 1990.