A mixed-signal array processor with early vision applications

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 3, 1998, Pages 497-502

  Martin, David A ^a   Lee, Hae Seung ^b   Masaki, Ichiro ^b  

^a New Jersey Design Cent   (United States)

^b Massachusetts Institute of Technology Cambridge   (United States)

Author keywords

Analog processing circuits; Stereo vision; Switched capacitor circuits

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITORS; CMOS INTEGRATED CIRCUITS; DIGITAL ARITHMETIC; DIGITAL TO ANALOG CONVERSION; PARALLEL PROCESSING SYSTEMS; STEREO VISION; SWITCHING CIRCUITS;

MIXED SIGNAL ARRAY PROCESSORS; SWITCHED CAPACITOR CIRCUITS;

LINEAR INTEGRATED CIRCUITS;

EID: 0032028336     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.661216     Document Type: Article

References (16)

1. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison Wesley, 1989.
2. I. S. McQuirk, "An analog VLSI chip for estimating the focus of expansion," Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, MA, 1996.
3. C. L. Keast and C. G. Sodini, "A CCD/CMOS-based imager with integrated focal plane signal processing," IEEE J. Solid-State Circuits, vol. 28, pp. 431-437, Apr. 1993.
4. D. L. Standley, "An object position and orientation IC with embedded imager," IEEE J. Solid-State Circuits, vol. 26, pp. 1853-1858, Dec. 1991.
5. G. Erten and R. Goodman, "Analog VLSI implementation for stereo correspondence between 2-D images," IEEE Trans. Neural Networks vol. 7, pp. 266-277, Mar. 1996.
6. N. Yamashita et al., "A 3.84 GIPS integrated memory array processor with 64 processing elements and a 2-MB SRAM," IEEE J. Solid-State Circuits, vol. 29, pp. 1336-1343, Nov. 1994.
7. J. C. Gealow, F. P. Herrmann, L. T. Hsu, and C. G. Sodini, "System design for pixel-parallel image processing," IEEE Trans. VLSI Syst., vol. 4, pp. 32-41, Mar. 1996.
8. B. Ackland and A. Dickinson, "Camera on a chip," in ISSCC 1996 Dig. Tech. Papers, vol. 39, pp. 22-25, 1996.
9. A. Pollack, "New technology promises 'camera on a chip'," New York Times, May 27, 1997.
10. R. H. McCharles, V. A. Saletore, and D. A. Hodges, "An algorithmic analog-to-digital converter," in ISSCC 1977 Dig. Tech. Papers, 1977.
11. H. Ohara, H. Ngo, M. H. Armstrong, C. F. Rahim, and P. R. Gray, "A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral," IEEE J. Solid-State Circuits, vol. SC-22, pp. 930-938, Dec. 1987.
12. Y. Ninomiya et al., "A real-time vision for intelligent vehicles," in Intelligent Vehicles'95, IEEE Industrial Electronics Society, pp. 315-320, Sept. 1995.
13. I. Masaki et al., "Cost-effective vision systems for intelligent vehicles," in Intelligent Vehicles'94, IEEE Industrial Electronics Society, PP. 39-43, Oct. 1994.
14. B. K. P. Horn, Robot Vision. Cambridge, MA: MIT Press, 1986.
15. D. A. Martin, "ADAP: A mixed-signal array processor with early vision applications," Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, MA, 1996.
16. J. C. Gealow, "An integrated computing structure for pixel-parallel image processing," Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, MA, 1997.