Pixel-parallel image processor using logic pitch-matched to dynamic memory

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 6, 1999, Pages 831-839

  Gealow, Jeffrey C ^a,b   Sodini, Charles G ^a  

^a USA   (United States)

^b ANALOG DEVICES INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC RANDOM ACCESS STORAGE; IMAGE PROCESSING; INTEGRATED CIRCUIT LAYOUT; LOGIC CIRCUITS; PERSONAL COMPUTERS; REAL TIME SYSTEMS;

PIXEL PARALLEL IMAGE PROCESSOR; SINGLE INSTRUCTION MULTIPLE DATA PROCESSORS;

PARALLEL PROCESSING SYSTEMS;

EID: 0032650796     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.766817     Document Type: Article

References (15)

1. R. Heaton, D. Blevins, and E. Davis, "A bit-serial VLSI array processing chip for image processing," IEEE J. Solid-State Circuits, vol. 25, pp. 364-368, Apr. 1990.
2. D. G. Elliott, W. M. Snelgrove, and M. Stumm, "Computational RAM: A memory-SIMD hybrid and its application to DSP," in Proc. IEEE Custom Integrated Circuits Conf., May 1992, pp. 30.6.1-30.6.4.
3. M. Gokhale, B. Holmes, and K. lobst, "Processing in memory: The Terasys massively parallel PIM array," Computer, vol. 28, no. 4, pp. 23-31. Apr. 1995.
4. J. C. Gealow, F. P. Hermann, L. T. Hsu, and C. G. Sodini, "System design for pixel-parallel image processing," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 4, pp. 32-41, Mar. 1996.
5. J. J. Little, G. E. Blelloch, and T. A. Cass, "Algorithmic techniques for computer vision on a fine-grained parallel machine," IEEE Trans. Pattern Anal. Machine Intell., vol. 11, pp. 244-257, Mar. 1989.
6. B. K. P. Horn and B. G. Schunck, "Determining optical flow," Artif. Intell., vol. 17, pp. 185-203, Aug. 1981.
7. J. J. Little, H. H. Bülthoff, and T. Poggio, "Parallel optical flow using local voting," in Second International Conference on Computer Vision. Washington, DC: IEEE Computer Society Press, Dec. 1988, pp. 454-459.
8. V. L. Rideout, "One-device cells for dynamic random-access memories: A tutorial," IEEE Trans. Electron Devices, vol. ED-26, pp. 839-852, June 1979.
9. D. W. Dobberpuhl, R. T. Witek, R. Allmon, R. Anglin, D. Bertucci, S. Britton, L. Chao, R. A. Conrad, D. E. Dever, B. Gieseke, S. M. N. Hassoun, G. W. Heoppner, K. Kuchler, M. Ladd, B. M. Leary, L. Madden, E. J. McLellan, D. R. Meyer, J. Montanaro, D. A. Priore, V. Rajagopalan, S. Samudrala, and S. Santhanam, "A 200-MHz 64-b dual-issue CMOS microprocessor," IEEE J. Solid-State Circuits, vol. 27, pp. 1555-1567, Nov. 1992.
10. E. McLellan, "The Alpha AXP architecture and 21064 processor," IEEE Micro Mag., vol. 13, pp. 36-47, June 1993.
11. K. Guttag, R. J. Gove, and J. R. Van Aken, "A single-chip multiprocessor for multimedia: The MVP," IEEE Comput. Graph. Appl. Mag., vol. 12, pp. 53-64, Nov. 1992.
12. K. Balmer, N. Ing-Simmons, P. Moyse, I. Robertson, J. Keay, M. Hammes, E. Oakland, R. Simpson, G. Barr, and D. Roskell, "A single chip multimedia video processor," in Proc. IEEE Custom Integrated Circuits Conf., May 1994, pp. 91-94.
13. W. Lee, Y. Kim, R. J. Grove, and C. J. Read, "MediaStation 5000: Integrating video and audio," in IEEE MultiMedia Mag., vol. 1, pp. 50-61, Summer 1994.
14. "TMS320C80 digital signal processor: Data sheet," Texas Instruments. Houston, TX, Mar. 1996.
15. P. Baglietto, M. Maresca, M. Mighardi, and N. Zingirian, "Image processing on high-performance RISC systems," Proc. IEEE, vol. 84, pp. 917-930, July 1996.